

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, Ethernet, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	128
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256К х 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b SAR; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148het0clqt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Block diagram

Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See Feature comparison for chip specific values.




Figure 1. High-level architecture diagram for the S32K14x family

General

- 4. When input pad voltage levels are close to V_{DD} or V_{SS}, practically no current injection is possible.
- 5. While respecting the maximum current injection limit
- 6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 8. T_J (Junction temperature)=135 °C. Assumes T_A=125 °C for RUN mode
 - T_J (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode
 - Assumes maximum θJA for 2s2p board. See Thermal characteristics
- 9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

4.2 Voltage and current operating requirements

NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD} ²	Supply voltage	2.7 ³	5.5	V	4
V_{DD_OFF}	Voltage allowed to be developed on V _{DD} pin when it is not powered from any external power supply source.	0	0.1	V	
V _{DDA}	Analog supply voltage	2.7	5.5	V	4
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	- 0.1	0.1	V	4
V _{REFH}	ADC reference voltage high	2.7	V _{DDA} + 0.1	V	5
V _{REFL}	ADC reference voltage low	-0.1	0.1	V	
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	6
I _{INJPAD_DC_OP} ⁷	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
I _{INJSUM_DC_OP}	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	_	30	mA	

Table 2. Voltage and current operating requirements 1

- Typical conditions assumes V_{DD} = V_{DDA} = V_{REFH} = 5 V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V_{DD} varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V_{DD} and V_{DDA} must be shorted to a common source on PCB. The differential voltage between V_{DD} and V_{DDA} is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{LVW}	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V _{LVW_HYST}	LVW hysteresis	—	75	—	mV	1
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	

Table 5. V_{DD} supply LVR, LVD and POR operating requirements (continued)

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - $BUS_CLK = 48 MHz$
 - FLASH_CLK = 24 MHz
- HSRUN Mode:
 - Clock source: SPLL
 - SYS_CLK/CORE_CLK = 112 MHz
 - BUS_CLK = 56 MHz
 - FLASH_CLK = 28 MHz
- VLPR Mode:
 - Clock source: SIRC
 - SYS_CLK/CORE_CLK = 4 MHz
 - $BUS_CLK = 4 MHz$
 - FLASH_CLK = 1 MHz
- STOP1/STOP2 Mode:
 - Clock source: FIRC
 - SYS_CLK/CORE_CLK = 48 MHz
 - $BUS_CLK = 48 MHz$
 - FLASH_CLK = 24 MHz
- VLPS Mode: All clock sources disabled ¹

Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	_	μs

Table continues on the next page...

- 1. For S32K11x FIRC/SOSC
 - For S32K14x FIRC/SOSC/SPLL

General

Symbol	Description	Min.	Тур.	Max.	Unit
	$VLPS \rightarrow RUN$	8	—	17	μs
	STOP1 → RUN	0.07	0.075	0.08	μs
	STOP2 → RUN	0.07	0.075	0.08	μs
	VLPR → RUN	19	—	26	μs
	VLPR → VLPS	5.1	5.7	6.5	μs
	$VLPS \rightarrow VLPR$	18.8	23	27.75	μs
	$RUN \rightarrow Compute operation$	0.72	0.75	0.77	μs
	HSRUN → Compute operation	0.3	0.31	0.35	μs
	RUN → STOP1	0.35	0.38	0.4	μs
	RUN → STOP2	0.2	0.23	0.25	μs
	$RUN \rightarrow VLPS$	0.3	0.35	0.4	μs
	$RUN \rightarrow VLPR$	3.5	3.8	5	μs
	VLPS → Asynchronous DMA Wakeup	105	110	125	μs
	STOP1 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	STOP2 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	Pin reset \rightarrow Code execution	_	214	_	μs

 Table 6. Power mode transition operating behaviors (continued)

NOTE

HSRUN should only be used when frequencies in excess of 80 MHz are required. When using 80 MHz and below, RUN mode is the recommended operating mode.

4.7 Power consumption

The following table shows the power consumption targets for the device in various mode of operations. Attached *S32K1xx_Power_Modes _Configuration.xlsx* details the modes used in gathering the power consumption data stated in the following table Table 7. For full functionality refer to table: Module operation in available power modes of the *Reference Manual*.

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

General

			VLPS (μΑ) ²	V	LPR (m	A)	STOP1 (mA)	STOP2 (mA)		l@48 (mA)		64 MHz nA)		80 MHz nA)		N@112 (mA) ³	
Chip/Device	Ambient Temperature (°C)		Peripherals disabled ⁵	Peripherals enabled	Peripherals disabled ⁶	Peripherals enabled use case 1 ⁶	Peripherals enabled use case 2 ⁷			Peripherals disabled	Peripherals enabled	IDD/MHz (µA/MHz) ⁴						
		Max	1637	1694	3.1	3.21	NA	12.7	13.7	25	32.9	30.7	38.8	36	43.8	N	A	450
S32K144	25	Тур	29.8	42	1.48	1.50	2.91	7	7.7	19.7	26.9	25.1	33.3	30.2	39.6	43.3	55.6	378
	85	Тур	150	159	1.72	1.85	3.08	7.2	8.1	20.4	27.1	26.1	33.5	30.5	40	43.9	56.1	381
		Max	359	384	2.60	2.65	NA	9.2	9.9	23.2	29.6	29.3	36.2	34.8	42.1	46.3	59.7	435
	105	Тур	256	273	1.80	2.10	3.23	7.8	8.5	20.6	27.4	26.6	33.8	31.2	40.5	44.8	57.1	390
		Max	850	900	2.65	2.70	NA	10.3	11.1	23.9	30.6	30.3	37.3	35.6	43.5	47.9	61.3	445
	125	Тур	NA	NA	NA	NA	3.65	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	1960	1998	3.18	3.25	NA	12.9	13.8	26.9	33.6	35	40.3	38.7	46.8	N	A	484
S32K146	25	Тур	37	47	1.57	1.61	3.3	8	9.2	23.4	31.4	30.5	40.2	36.2	47.6	52	68.3	452
	85	Тур	207	209	1.79	1.83	3.54	8.9	10.1	24.4	32.4	31.5	41.3	37.2	48.7	53.3	69.8	465
		Max	974	981	3.32	3.38	NA	12.7	13.9	29.3	37.9	36.7	47	42.4	54.4	60.3	78	530
	105	Тур	419	422	1.99	2.04	3.78	9.8	11	25.3	33.4	32.5	42.2	38.1	49.6	54.4	70.8	477
		Max	2004	2017	4.06	4.13	NA	17.1	18.3	34.1	42.6	41.3	51.4	46.9	58.8	65.7	82.8	587
	125	Тур	NA	NA	NA	NA	4.44	NA	NA	NA	NA	NA	NA	NA	NA	N	A	NA
		Max	3358	3380	5.28	5.38	NA	22.6	23.7	40.2	48.8	47.3	57.4	52.8	64.8	N	A	660
S32K148 ⁸	25	Тур	38	54	2.17	2.20	3.45	8.5	9.6	27.6	34.9	35.5	45.3	42.1	57.7	60.3	83.3	526
	85	Тур	336	357	2.30	2.35	3.74	10.1	11.1	29.1	37.0	36.8	46.6	43.4	59.9	62.9	88.7	543


Table continues on the next page...

18

5 I/O parameters

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 7. Input signal measurement reference

5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	—	ns	3
WFRST	RESET input filtered pulse	—	10	ns	4
WNFRST	RESET input not filtered pulse	Maximum of (100 ns, bus clock period)	_	ns	5

Table 10. General switching specifications

- This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. Maximum length of RESET pulse which will be filtered by internal filter.
- 5. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter. This number depends on bus clock period also. For example, in VLPR mode bus clock is 4 MHz, which make clock period of 250 ns. In this case, minimum pulse width which will cause reset is 250 ns. For faster bus clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will be 100 ns.

I/O parameters

- 6. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details see IO Signal Description Input Multiplexing sheet(s) attached with the *Reference Manual*.
- 7. When using ENET and SAI on S32K148, the overall device limits associated with high drive pin configurations must be respected i.e. On 144-pin LQFP the general purpose pins: PTA10, PTD0, and PTE4 must be set to low drive.
- 8. Measured at input $V = V_{SS}$
- 9. Measured at input $V = V_{DD}$

5.4 DC electrical specifications at 5.0 V Range

Symbol	Parameter		Value		Unit	Notes
		Min.	Тур.	Max.		
V _{DD}	I/O Supply Voltage	4	_	5.5	V	
V _{ih}	Input Buffer High Voltage	0.65 x V _{DD}	_	V _{DD} + 0.3	V	1
V _{il}	Input Buffer Low Voltage	V _{SS} – 0.3	_	0.35 x V _{DD}	V	2
V _{hys}	Input Buffer Hysteresis	0.06 x V _{DD}	_	—	V	
loh _{GPIO} loh _{GPIO-HD_DSE_0}	I/O current source capability measured when pad V_{oh} = (V_{DD} - 0.8 V)	5	_	—	mA	
Iol _{GPIO} Iol _{GPIO-HD_DSE_0}	I/O current sink capability measured when pad $V_{\rm ol}{=}$ 0.8 V	5	_	—	mA	
Ioh _{GPIO-HD_DSE_1}	I/O current source capability measured when pad $V_{oh} = V_{DD} - 0.8 V$	20	_	—	mA	3
IOI _{GPIO-HD_DSE_1}	I/O current sink capability measured when pad $V_{ol} = 0.8 V$	20	_	—	mA	3
Ioh _{GPIO-FAST_DSE_0}	I/O current sink capability measured when pad $V_{oh} = V_{DD} - 0.8 V$	14.0	—	—	mA	4
IOI _{GPIO-FAST_DSE_0}	I/O current sink capability measured when pad V_{ol} = 0.8 V	14.5	—	_	mA	4
loh _{GPIO-FAST_DSE_1}	I/O current sink capability measured when pad $V_{oh} = V_{DD} - 0.8 V$	21	—	—	mA	4
IOI _{GPIO-FAST_DSE_1}	I/O current sink capability measured when pad V_{ol} = 0.8 V	20.5	—	—	mA	4
IOHT	Output high current total for all ports	—		100	mA	
IIN	Input leakage current (per pin) for full te	mperature r	ange at V _{DD}	₀ = 5.5 V		5
	All pins other than high drive port pins		0.005	0.5	μA	
	High drive port pins		0.010	0.5	μA	
R _{PU}	Internal pullup resistors	20		50	kΩ	6
R _{PD}	Internal pulldown resistors	20		50	kΩ	7

Table 12. DC electrical specifications at 5.0 V Range

1. For reset pads, same V_{ih} levels are applicable

2. For reset pads, same V_{il} levels are applicable

- 3. The strong pad I/O pin is capable of switching a 50 pF load up to 40 MHz.
- 4. For refernce only. Run simulations with the IBIS model and custom board for accurate results.

6.2.4 Low Power Oscillator (LPO) electrical specifications Table 21. Low Power Oscillator (LPO) electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{LPO}	Internal low power oscillator frequency	113	128	139	kHz
T _{startup}	Startup Time	_	_	20	μs

6.2.5 SPLL electrical specifications

Table 22. SPLL electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{SPLL_REF} ¹	PLL Reference Frequency Range	8	—	16	MHz
F _{SPLL_Input} ²	PLL Input Frequency	8	—	40	MHz
F _{VCO_CLK}	VCO output frequency	180	—	320	MHz
F _{SPLL_CLK}	PLL output frequency	90	—	160	MHz
J _{CYC_SPLL}	PLL Period Jitter (RMS) ³	•	·		
	at F _{VCO_CLK} 180 MHz	_	120	—	ps
	at F _{VCO_CLK} 320 MHz	_	75	—	ps
J _{ACC_SPLL}	PLL accumulated jitter over 1µs (RMS) ³				
	at F _{VCO_CLK} 180 MHz	_	1350	—	ps
	at F _{VCO_CLK} 320 MHz	_	600	—	ps
D _{UNL}	Lock exit frequency tolerance	± 4.47	—	± 5.97	%
T _{SPLL_LOCK}	Lock detector detection time ⁴	—	_	150 × 10 ⁻⁶ + 1075(1/F _{SPLL_REF})	S

1. F_{SPLL_REF} is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG register of Reference Manual.

 F_{SPLL_Input} is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.

3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary

4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.

6.3 Memory and memory interfaces

6.3.1 Flash memory module (FTFC) electrical specifications

This section describes the electrical characteristics of the flash memory module.

Symbol	Description ¹		S32	K142	S3	2K144	S32	K146	S32	K148		
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
	setting (32-bit write complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	200	550	200	550		
t _{quickwr} Clnup	Quick Write Cleanup execution time		—	(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0	ms	7

Table 23. Flash command timing specifications for S32K14x (continued)

- 1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2× the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

Symbol	Descripti	on ¹	S32	2K116	S	32K118		
			Тур	Max	Тур	Max	Unit	Notes
t _{rd1blk}	Read 1 Block execution	32 KB flash	—	0.36	—	0.36	ms	
	time	64 KB flash	—	—	—	_		
		128 KB flash	—	1.2	—	—		
		256 KB flash	—	—	—	2		
		512 KB flash	_	—	—	_		
t _{rd1sec}	Read 1 Section	2 KB flash		75	—	75	μs	
	execution time	4 KB flash	—	100	—	100		
t _{pgmchk}	Program Check execution time	—	—	100	-	100	μs	
t _{pgm8}	Program Phrase execution time	-	90	225	90	225	μs	
t _{ersblk}	Erase Flash Block	32 KB flash	15	300	15	300	ms	2
	execution time	64 KB flash	—	—	—	_		
		128 KB flash	120	1100	—	—		
		256 KB flash	_	—	250	2125		
		512 KB flash	_	—	—	—		

Table continues on the next page ...

Table 25.	NVM reliability	y s	pecifications	(continued))
-----------	-----------------	-----	---------------	-------------	---

Symbol	Description	Min.	Тур.	Max.	Unit	Notes	
When using FlexMemory feature : FlexRAM as Emulated EEPROM							
t _{nvmretee}	Data retention	5	—	_	years	4	
n _{nvmwree16}	Write endurance EEPROM backup to FlexRAM ratio = 16 	100 K	_	—	writes	5, 6, 7	
n _{nvmwree256}	 EEPROM backup to FlexRAM ratio = 256 	1.6 M	—	—	writes		

- 1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
- 2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
- 3. Cycling endurance is per DFlash or PFlash Sector.
- 4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
- FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
- 6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
- 7. FlexMemory calculator tool is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The "In Spec" portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
f ADCK	ADC conversion clock frequency	Normal usage	2	40	50	MHz	3, 4
f _{CONV}	ADC conversion frequency	No ADC hardware averaging. ⁵ Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	6, 7
		ADC hardware averaging set to 32. ⁵ Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	6, 7

Table 27. 12-bit ADC operating conditions (continued)

- 1. Typical values assume $V_{DDA} = 5 V$, Temp = 25 °C, $f_{ADCK} = 40 \text{ MHz}$, $R_{AS}=20 \Omega$, and $C_{AS}=10 \text{ nF}$ unless otherwise stated. Typical values are for reference only, and are not tested in production.
- For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SS}. To get maximum performance, reference supply quality should be better than SAR ADC. See application note AN5032 for details.
- 3. Clock and compare cycle need to be set according to the guidelines mentioned in the Reference Manual .
- 4. ADC conversion will become less reliable above maximum frequency.
- 5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
- 6. Numbers based on the minimum sampling time of 275 ns.
- 7. For guidelines and examples of conversion rate calculation, see the Reference Manual section 'Calibration function'




Figure 13. ADC input impedance equivalency diagram

Symbol	Description	Min.	Тур.	Max.	Unit
	Analog comparator hysteresis, Hyst2, Low-speed mode				
	-40 - 125 °C	_	23	80	
V _{HYST3}	Analog comparator hysteresis, Hyst3, High-speed mode				mV
	-40 - 125 °C	_	46	200	
	Analog comparator hysteresis, Hyst3, Low-speed mode				
	-40 - 125 °C	_	32	120	
I _{DAC8b}	8-bit DAC current adder (enabled)				
	3.3V Reference Voltage	_	6	9	μA
	5V Reference Voltage	_	10	16	μA
INL ⁵	8-bit DAC integral non-linearity	-0.75	—	0.75	LSB ⁶
DNL	8-bit DAC differential non-linearity	-0.5	_	0.5	LSB ⁶
t _{DDAC}	Initialization and switching settling time	_	—	30	μs

Table 31. Comparator with 8-bit DAC electrical specifications (continued)

1. Difference at input > 200mV

2. Applied \pm (100 mV + V_{HYST0/1/2/3}+ max. of V_{AIO}) around switch point.

3. Applied ± (30 mV + 2 × $V_{HYST0/1/2/3}$ + max. of V_{AIO}) around switch point.

4. Applied \pm (100 mV + V_{HYST0/1/2/3}).

5. Calculation method used: Linear Regression Least Square Method

6. 1 LSB = $V_{reference}/256$

NOTE

For comparator IN signals adjacent to V_{DD}/V_{SS} or XTAL/ EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).

Table 32. LPSPI electrical specifications1 (continued)

Γ	Num	Symbol	Description	Conditions	Run Mode ²			HSRUN Mode ²			VLPR Mode			Unit			
					5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	5.0	V IO	3.3 \	/ 10	
					Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
				Master Loopback(slow) 6	-		-		-		-		-		-		

- 1. Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.
- 2. While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz.
- 3. f_{periph} = LPSPI peripheral clock
- 4. $t_{periph} = 1/f_{periph}$
- 5. Master Loopback mode In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1. Clock pads used are PTD15 and PTE0. Applicable only for LPSPI0.
- 6. Master Loopback (slow) In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1. Clock pad used is PTB2. Applicable only for LPSPI0.
- 7. This is the maximum operating frequency (f_{op}) for LPSPI0 with medium PAD type only. Otherwise, the maximum operating frequency (f_{op}) is 12 Mhz.
- 8. Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where PCSSCK ranges from 0 to 255.
- 9. Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where SCKPCS ranges from 0 to 255.
- 10. While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
- 11. Maximum operating frequency (fop) is 12 MHz irrespective of PAD type and LPSPI instance.
- 12. Applicable for LPSPI0 only with medium PAD type, with maximum operating frequency (f_{op}) as 14 MHz.

S32K1xx

Data

Sheet,

Rev.

,œ

06/2018

6.5.4 FlexCAN electical specifications

For supported baud rate, see section 'Protocol timing' of the Reference Manual.

6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Symbol	Description	Min.	Max.	Unit
_	Operating voltage	2.97	3.6	V
S1	SAI_MCLK cycle time	40	_	ns
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	_	ns
S4	SAI_BCLK pulse width high/low	45%	55%	BCLK period
S5	SAI_RXD input setup before SAI_BCLK	28	_	ns
S6	SAI_RXD input hold after SAI_BCLK	0	—	ns
S7	SAI_BCLK to SAI_TXD output valid	—	8	ns
S8	SAI_BCLK to SAI_TXD output invalid	-2	—	ns
S9	SAI_FS input setup before SAI_BCLK	28	—	ns
S10	SAI_FS input hold after SAI_BCLK	0	—	ns
S11	S11 SAI_BCLK to SAI_FS output valid		8	ns
\$12	SAI_BCLK to SAI_FS output invalid	-2	—	ns

Communication modules




Figure 24. MII receive diagram




Figure 25. MII transmit signal diagram

The following table describes the RMII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Symbol	Description	Min.	Max.	Unit
—	RMII input clock RMII_CLK Frequency	—	50	MHz
RMII1, RMII5	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2, RMII6	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	_	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2		ns

Table continues on the next page...




Figure 32. Test clock input timing




Figure 33. Boundary scan (JTAG) timing

Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package

Rating	Conditions	Symbol	Package	Values						Un				
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148					
Thermal resistance, Junction to Ambient	Single layer	R _{θJA}	32	93	NA	NA	NA	NA	NA	°C/				
(Natural Convection) ^{1, 2}	board (1s)		48	79	71	NA	NA	NA	NA					
			64	NA	62	61	61	59	NA	İ				
			100	NA	NA	53	52	51	NA	ĺ				
			144	NA	NA	NA	NA	51	44	1				
			176	NA	NA	NA	NA	NA	42					
Thermal resistance, Junction to Ambient	Two layer	R _{θJA}	32	50	NA	NA	NA	NA	NA	1				
(Natural Convection) ¹	board (1s1p)		48	58	50	NA	NA	NA	NA					
			64	NA	46	45	45	44	NA	1				
			100	NA	NA	42	42	40	NA	1				
				144	NA	NA	NA	NA	44	37	1			
			176	NA	NA	NA	NA	NA	36	1				
Thermal resistance, Junction to Ambient	Four layer board (2s2p)		32	32	NA	NA	NA	NA	NA					
(Natural Convection) ^{1, 2}		board (2s2p)	board (2s2p)	board (2s2p)	board (2s2p)		48	55	47	NA	NA	NA	NA	1
							64	NA	44	43	43	41	NA	
									100	NA	NA	40	40	39
			144	NA	NA	NA	NA	42	36					
			176	NA	NA	NA	NA	NA	35					
Thermal resistance, Junction to Ambient	Single layer	R _{0JMA}	32	77	NA	NA	NA	NA	NA					
(@200 ft/min) ^{1, 3}	board (1s)	board (1s)	board (1s)		48	66	58	NA	NA	NA	NA			
			64	NA	50	49	49	48	NA					
			100	NA	NA	43	42	41	NA	1				
			144	NA	NA	NA	NA	42	36]				
			176	NA	NA	NA	NA	NA	34					
Thermal resistance, Junction to Ambient	Two layer	R _{0JMA}	32	43	NA	NA	NA	NA	NA	1				
(@200 ft/min) ¹	board (1s1p)		48	51	43	NA	NA	NA	NA]				
			64	NA	39	38	38	37	NA]				
			100	NA	NA	35	35	34	NA	1				

Table continues on the next page...

69

Rev. No.	Date	Substantial Changes
		 Updated values for V_{REFH} and V_{REFL} to add refernce to the section "voltage and current operating requirments" for Min and Max valaues Updated footnote to Typ. Removed footnote from RAS Analog source resistance Updated figure: ADC input impedance equivalency diagram In table: 12-bit ADC characteristics (2.7 V to 3 V) (V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V)(V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: 12-bit ADC characteristics (3 V to 5.5 V)(V_{REFH} = V_{DDA}, V_{REFL} = V_{SS}) Removed rows for V_{TEMP_S} and V_{TEMP25} Updated footnote to Typ. In table: Comparator with 8-bit DAC electrical specifications Updated Typ. of I_{DDLS} Supply current, Low-speed mode Updated Typ. of I_{DDLS} Propagation delay, Low-speed mode Updated Typ. of I_{DDLS} Propagation delay, High-speed mode Updated Typ. of I_{DDAC} Initialization and switching settling time Updated footnote Updated footnote Updated footnote Updated section: LENE Propagation delay Added section: SAI electrical specifications Added section: Clockout frequency Added section: Trace electrical specifications Updated table: Table 41 : Updated numbers for S32K142 and S32K148 Updated able: Table 42 : Updated numbers for S32K148 Updated Document number for 32-pin QFN in topic Obtaining package dimensions
3	14 March 2017	 In Table 2 Updated min. value of V_{DD_OFF} Added parameter I_{INJSUM_AF} Updated Power mode transition operating behaviors Updated Power consumption Updated footnote to T_{SPLL_LOCK} in SPLL electrical specifications In 12-bit ADC electrical characteristics Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC}, TUE, DNL, and INL Added min. value to SMPLTS Removed footnote 'All the parameters in this table ' Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC} Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS) Added typ. value to I_{DDA_ADC} Removed footnote 'All the parameters in this table '
4	02 June 2017	 In section: Block diagram, added block diagram for S32K11x series. Updated figure: S32K1xx product series comparison. In section: Selecting orderable part number, added reference to attachemen <i>S32K_Part_Numbers.xlsx</i>. In section: Ordering information Updated figure: Ordering information. In Table 1,

Table 43. Revision History (continued)

Table continues on the next page...

Rev. No.

Date

		 Updated 3.3 V numbers and added footnote against f_{op}, t_{SU}, ans t_V in HSRUN Mode Added footnote to 't_{WSPSCK}' Updated Thermal characteristics for S32K11x
6	31 Jan 2018	 Changed the representation of ARM trademark throughout. Removed S32K142 from 'Caution' In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': No write or erase access to In High-level architecture diagram for the S32K14x family, added the following footnote: No write or erase access to In High-level architecture diagram for the S32K11x family added the following footnote: No write or erase access to In High-level architecture diagram for the S32K11x family : Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block Updated figure: S32K1xx product series comparison : Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'. Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148. Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'. Updated Ordering information Updated Flash timing specifications — commands for S32K148, S32K142, S32K146, S32K116, and S32K118.
7	19 April 2018	 Changed Caution to Notes Updated the wordings of Notes and removed S32K146 Added 'Following two are the available' In 'Key features': Editorial updates Updated the note under Power management, Memory and memory interfaces, and Safety and security. Updated FlexIO under Communications interfaces Added ENET and SAI under Communications interfaces Updated Cryptographic Services Engine (CSEc) under 'Safety and security' In High-level architecture diagram for the S32K14x family : Minor editorial updates Updated note 3 In High-level architecture diagram for the S32K11x family : Minor editorial updates Updated requency for S32K14x Updated Frequency for S32K14x Updated footnote 4 Added footnote 5 In Ordering information : Renamed section, updated the starting paragraph Updated the figure In Voltage and current operating requirements, updated the note In Power consumption : Updated specs for S32K146 Removed section 'Modes configuration', amd moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements, and moved its content under the figure and current operating requirements and moved its content under the figure and current operating requi

Table 43. Revision History (continued)

Substantial Changes

Table continues on the next page...

the fisrt paragraph.

In 12-bit ADC operating conditions :

Table 43. Revision Histor	y (continued)
---------------------------	---------------

Rev. No.	Date	Substantial Changes
		 Fixed the typo in R_{SW1} In LPSPI electrical specifications : Updated t_{Lead} and t_{Lag} Added footnote in Figure: LPSPI slave mode timing (CPHA = 0) and Figure: LPSPI slave mode timing (CPHA = 1) In Thermal characteristics : Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package Deleted specs for R_{BJC} for 32 QFN package Added 'R_{BJCBottom}'
8	18 June 2018	 In attachement 'S32K1xx Power_Modes _Configuration': Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash. Removed S32K116 from Notes In figure: S32K1xx product series comparison : Added note 'Availability of peripherals depends on the pin availability' Updated 'Ambient Operation Temperature' row Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148 In Ordering information : Updated figure for 'Y: Optional feature' Updated footnote 3 In Power and ground pins : In figure 'Power diagram', updtaed V_{Flash} frequency to 3.3 V In Power mode transition operating behaviors : Updated footnote for 'VLPS Mode: All clock sources disabled' In Power consumption : Added IDDs for S32K116 Added footnote 'Data collected using RAM' to VLPR 'Peripherals enabled use case 1' Updated VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1' Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 µA and 42 µA respectively Added table 'VLPS additional use-case power consumption at typical conditions' In DC electrical specifications at 3.3 V Range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.0 V Range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.V range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.V range : Updated naming conventions Added specs for GPIO-FAST pad In AC electrical specifications at 5.V range : Updated naming conventions