



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | ARM® Cortex®-M4F                                                                                                                                                |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 80MHz                                                                                                                                                           |
| Connectivity               | CANbus, Ethernet, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                             |
| Peripherals                | I <sup>2</sup> S, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 156                                                                                                                                                             |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                          |
| RAM Size                   | 256K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                     |
| Data Converters            | A/D 32x12b SAR; D/A 1x8b                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 176-LQFP                                                                                                                                                        |
| Supplier Device Package    | 176-LQFP (24x24)                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148hrt0vlut">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148hrt0vlut</a> |

# 1 Block diagram


Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See [Feature comparison](#) for chip specific values.



1: On this device, NXP's system MPU implements the safety mechanisms to prevent masters from accessing restricted memory regions. This system MPU provides memory protection at the level of the Crossbar Switch. Each Crossbar master (Core, DMA, Ethernet) can be assigned different access rights to each protected memory region. The Arm M4 core version in this family does not integrate the Arm Core MPU, which would concurrently monitor only core-initiated memory accesses. In this document, the term MPU refers to NXP's system MPU.

2: For the device-specific sizes, see the "On-chip SRAM sizes" table in the "Memories and Memory Interfaces" chapter of the S32K1xx Series Reference Manual.

3: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.



**Figure 1. High-level architecture diagram for the S32K14x family**

Table 7. Power consumption (Typicals unless stated otherwise) <sup>1</sup>

| Chip/Device | Ambient Temperature (°C) |     | VLPS (μA) <sup>2</sup>            |                     | VLPR (mA)                         |                                             |                                             | STOP1 (mA) | STOP2 (mA) | RUN@48 MHz (mA)      |                     | RUN@64 MHz (mA)      |                     | RUN@80 MHz (mA)      |                     | HSRUN@112 MHz (mA) <sup>3</sup> |                     | IDD/MHz (μA/MHz) <sup>4</sup> |
|-------------|--------------------------|-----|-----------------------------------|---------------------|-----------------------------------|---------------------------------------------|---------------------------------------------|------------|------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|---------------------------------|---------------------|-------------------------------|
|             |                          |     | Peripherals disabled <sup>5</sup> | Peripherals enabled | Peripherals disabled <sup>6</sup> | Peripherals enabled use case 1 <sup>6</sup> | Peripherals enabled use case 2 <sup>7</sup> |            |            | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled            | Peripherals enabled |                               |
| S32K116     | 25                       | Typ | 26                                | 40                  | 1.05                              | 1.07                                        | TBD                                         | 6.3        | 7.2        | 11.8                 | 20.3                | NA                   |                     |                      |                     |                                 |                     | 245                           |
|             | 85                       | Typ | 76                                | 93                  | 1.1                               | 1.11                                        | TBD                                         | 6.6        | 7.5        | 12                   | 20.6                |                      |                     |                      |                     |                                 |                     | 251                           |
|             |                          | Max | 287                               | 300                 | 1.39                              | 1.4                                         | NA                                          | 8          | 8.9        | 13.4                 | 22.1                |                      |                     |                      |                     |                                 |                     | 279                           |
|             | 105                      | Typ | 139                               | 164                 | 1.15                              | 1.16                                        | TBD                                         | 6.8        | 7.7        | 12.3                 | 20.8                |                      |                     |                      |                     |                                 |                     | 255                           |
|             |                          | Max | 590                               | 603                 | 1.68                              | 1.69                                        | NA                                          | 9.2        | 10.1       | 14.5                 | 23.1                |                      |                     |                      |                     |                                 |                     | 302                           |
|             | 125                      | Typ | NA                                | NA                  | NA                                | NA                                          | TBD                                         | NA         | NA         | NA                   | NA                  |                      |                     |                      |                     |                                 |                     | NA                            |
|             |                          | Max | 891                               | 904                 | 2.02                              | 2.04                                        | NA                                          | 10.4       | 11.3       | 15.6                 | 24.1                |                      |                     |                      |                     |                                 |                     | 325                           |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      |                     |                      |                     |                      |                     |                                 |                     |                               |
| S32K118     | 25                       | Typ | 26                                | 38                  | 1.9                               | 2.5                                         | TBD                                         | 7          | 12         | TBD                  | TBD                 | NA                   |                     |                      |                     |                                 |                     | TBD                           |
|             | 105                      | Typ | TBD                               | TBD                 | TBD                               | TBD                                         | TBD                                         | TBD        | TBD        | TBD                  | TBD                 |                      |                     |                      |                     |                                 |                     | TBD                           |
|             |                          | Max | TBD                               | TBD                 | TBD                               | TBD                                         | TBD                                         | TBD        | TBD        | TBD                  | TBD                 |                      |                     |                      |                     |                                 |                     | TBD                           |
|             | 125                      | Max | TBD                               | TBD                 | TBD                               | TBD                                         | TBD                                         | TBD        | TBD        | TBD                  | TBD                 |                      |                     |                      |                     |                                 |                     | TBD                           |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      | 42                  |                      |                     |                      |                     |                                 |                     |                               |
| S32K142     | 25                       | Typ | 29                                | 40                  | 1.17                              | 1.21                                        | 2.19                                        | 6.4        | 7.4        | 17.3                 | 24.6                | 24.5                 | 31.3                | 28.8                 | 37.5                | 40.5                            | 52.2                | 360                           |
|             | 85                       | Typ | 128                               | 137                 | 1.48                              | 1.51                                        | 2.31                                        | 7          | 8          | 17.6                 | 24.9                | 25                   | 31.6                | 29.1                 | 37.7                | 41.1                            | 52.5                | 364                           |
|             |                          | Max | 335                               | 360                 | 1.87                              | 1.89                                        | NA                                          | 8.6        | 9.4        | 22                   | 28.2                | 26.9                 | 33.5                | 32                   | 40                  | 44                              | 55.6                | 400                           |
|             | 105                      | Typ | 240                               | 257                 | 1.58                              | 1.61                                        | 2.44                                        | 7.6        | 8.3        | 18.3                 | 25.7                | 25.5                 | 31.9                | 29.8                 | 38                  | 41.5                            | 53.1                | 373                           |
|             |                          | Max | 740                               | 791                 | 2.32                              | 2.34                                        | NA                                          | 9.9        | 10.9       | 23.1                 | 30.2                | 27.8                 | 35.3                | 33.8                 | 40.7                | 44.9                            | 57.4                | 423                           |
|             | 125                      | Typ | NA                                | NA                  | NA                                | NA                                          | 2.84                                        | NA         | NA         | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | NA                              | NA                  | NA                            |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      |                     |                      |                     |                      |                     |                                 |                     |                               |
|             |                          |     |                                   |                     |                                   |                                             |                                             |            |            |                      |                     |                      |                     |                      |                     |                                 |                     |                               |

Table continues on the next page...

**Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)**

| Chip/Device | Ambient Temperature (°C) |     | VLPS (μA) <sup>2</sup>            |                     | VLPR (mA)                         |                                            |                                            | STOP1 (mA) | STOP2 (mA) | RUN@48 MHz (mA)      |                     | RUN@64 MHz (mA)      |                     | RUN@80 MHz (mA)      |                     | HSRUN@112 MHz (mA) <sup>3</sup> |                     | IDD/MHz (μA/MHz) <sup>4</sup> |
|-------------|--------------------------|-----|-----------------------------------|---------------------|-----------------------------------|--------------------------------------------|--------------------------------------------|------------|------------|----------------------|---------------------|----------------------|---------------------|----------------------|---------------------|---------------------------------|---------------------|-------------------------------|
|             |                          |     | Peripherals disabled <sup>5</sup> | Peripherals enabled | Peripherals disabled <sup>6</sup> | Peripherals enabled use case <sup>16</sup> | Peripherals enabled use case <sup>27</sup> |            |            | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled | Peripherals enabled | Peripherals disabled            | Peripherals enabled |                               |
|             | 105                      | Max | 1660                              | 1736                | 3.48                              | 3.55                                       | NA                                         | 14.5       | 15.6       | 34.8                 | 43.6                | 41.9                 | 53.9                | 48.7                 | 65.1                | 70.4                            | 96.1                | 609                           |
|             |                          | Typ | 560                               | 577                 | 2.49                              | 2.54                                       | 4.03                                       | 10.9       | 11.9       | 29.8                 | 37.8                | 37.6                 | 47.5                | 45.2                 | 61.5                | 63.8                            | 89.1                | 565                           |
|             |                          | Max | 2945                              | 2970                | 4.40                              | 4.47                                       | NA                                         | 18.0       | 19.0       | 38.4                 | 46.8                | 44.9                 | 55.3                | 51.6                 | 66.8                | 73.6                            | 97.4                | 645                           |
|             | 125                      | Typ | NA                                | NA                  | NA                                | NA                                         | 4.85                                       | NA         | NA         | NA                   | NA                  | NA                   | NA                  | NA                   | NA                  | NA                              | NA                  | NA                            |
|             |                          | Max | 3990                              | 4166                | 6.00                              | 6.08                                       | NA                                         | 23.4       | 24.5       | 44.3                 | 52.5                | 50.9                 | 61.3                | 57.5                 | 71.6                | NA                              | NA                  | 719                           |

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration. Typical conditions assumes  $V_{DD} = V_{DDA} = V_{REFH} = 5\text{ V}$ , temperature = 25 °C and typical silicon process unless otherwise stated. All output pins are floating and On-chip pulldown is enabled for all unused input pins.
2. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.
3. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
4. Values mentioned for S32K14x devices are measured at RUN@80 MHz with peripherals disabled and values mentioned for S32K11x devices are measured at RUN@48 MHz with peripherals disabled.
5. With PMC\_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.
6. Data collected using RAM
7. Numbers on limited samples size and data collected with Flash
8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are inactive.

**Table 8. VLPS additional use-case power consumption at typical conditions**

| Use-case                     | Description                                                                                                                                                 | Temp. | Device  |         |         |         |         |         | Unit |
|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---------|---------|---------|---------|---------|---------|------|
|                              |                                                                                                                                                             |       | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 |      |
| VLPS and RTC                 | <ul style="list-style-type: none"> <li>Clock source: LPO or RTC_CLKIN</li> </ul>                                                                            | 25    | TBD     | TBD     | 30      | 30      | 30      | 40      | μA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 110     | 170     | 180     | 240     | μA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 230     | 330     | 350     | 490     | μA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 570     | 680     | 810     | 1250    | μA   |
| VLPS and LPUART TX/RX        | <ul style="list-style-type: none"> <li>Clock source: SIRC</li> <li>Transmitting or receiving continuously using DMA</li> <li>Baudrate: 19.2 kbps</li> </ul> | 25    | TBD     | TBD     | 230     | 230     | 250     | 250     | μA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 320     | 400     | 410     | 490     | μA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 490     | 550     | 600     | 850     | μA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 890     | 1070    | 1250    | 1960    | μA   |
| VLPS and LPUART wake-up      | <ul style="list-style-type: none"> <li>Clock source: SIRC</li> <li>Wake-up address feature enabled</li> <li>Baudrate: 19.2 kbps</li> </ul>                  | 25    | TBD     | TBD     | 100     | 100     | 110     | 110     | μA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 170     | 240     | 280     | 350     | μA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 260     | 400     | 480     | 600     | μA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 530     | 580     | 1000    | 1280    | μA   |
| VLPS and LPI2C master        | <ul style="list-style-type: none"> <li>Clock Source: SIRC</li> <li>Transmit/receive using DMA</li> <li>Baudrate: 100 kHz</li> </ul>                         | 25    | TBD     | TBD     | 670     | 690     | 820     | 900     | μA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 880     | 960     | 1220    | 1370    | μA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 1080    | 1250    | 1660    | 2060    | μA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 1970    | 1980    | 2860    | 3690    | μA   |
| VLPS and LPI2C slave wake-up | <ul style="list-style-type: none"> <li>Clock source: SIRC</li> <li>Wake-up address feature enabled</li> <li>Baudrate: 100 kHz</li> </ul>                    | 25    | TBD     | TBD     | 250     | 250     | 270     | 280     | μA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 340     | 340     | 410     | 510     | μA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 430     | 430     | 610     | 810     | μA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 740     | 760     | 1170    | 1540    | μA   |
| VLPS and LPSPi master        | <ul style="list-style-type: none"> <li>Clock source: SIRC</li> <li>Transmit/receive using DMA</li> <li>Baudrate: 500 kHz</li> </ul>                         | 25    | TBD     | TBD     | 2.99    | 3.19    | 3.75    | 4.11    | mA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 3.26    | 3.7     | 4.35    | 4.93    | mA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 3.5     | 4.2     | 4.93    | 5.74    | mA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 3.93    | 4.63    | 5.97    | 7.38    | mA   |
| VLPS and LPiT                | <ul style="list-style-type: none"> <li>Clock source: SIRC</li> <li>1 channel enable</li> <li>Mode: 32-bit periodic counter</li> </ul>                       | 25    | TBD     | TBD     | 100     | 100     | 120     | 130     | μA   |
|                              |                                                                                                                                                             | 85    | TBD     | TBD     | 190     | 250     | 260     | 320     | μA   |
|                              |                                                                                                                                                             | 105   | TBD     | TBD     | 310     | 410     | 440     | 570     | μA   |
|                              |                                                                                                                                                             | 125   | TBD     | TBD     | 640     | 750     | 910     | 1280    | μA   |

## 5 I/O parameters

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 7. Input signal measurement reference

### 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 10. General switching specifications

| Symbol | Description                                                                                                  | Min.                                  | Max. | Unit             | Notes |
|--------|--------------------------------------------------------------------------------------------------------------|---------------------------------------|------|------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                           | 1.5                                   | —    | Bus clock cycles | 1, 2  |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path | 50                                    | —    | ns               | 3     |
| WFRST  | RESET input filtered pulse                                                                                   | —                                     | 10   | ns               | 4     |
| WNFRST | RESET input not filtered pulse                                                                               | Maximum of (100 ns, bus clock period) | —    | ns               | 5     |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Maximum length of RESET pulse which will be filtered by internal filter.
5. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter. This number depends on bus clock period also. For example, in VLPR mode bus clock is 4 MHz, which make clock period of 250 ns. In this case, minimum pulse width which will cause reset is 250 ns. For faster bus clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will be 100 ns.

5. Several I/O have both high drive and normal drive capability selected by the associated Portx\_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144\_IO\_Signal\_Description\_Input\_Multiplexing.xlsx* attached with the *Reference Manual*.
6. Measured at input  $V = V_{SS}$
7. Measured at input  $V = V_{DD}$

## 5.5 AC electrical specifications at 3.3 V range

**Table 13. AC electrical specifications at 3.3 V Range**

| Symbol                   | DSE | Rise time (nS) <sup>1</sup> |      | Fall time (nS) <sup>1</sup> |      | Capacitance (pF) <sup>2</sup> |
|--------------------------|-----|-----------------------------|------|-----------------------------|------|-------------------------------|
|                          |     | Min.                        | Max. | Min.                        | Max. |                               |
| tRF <sub>GPIO</sub>      | NA  | 3.2                         | 14.5 | 3.4                         | 15.7 | 25                            |
|                          |     | 5.7                         | 23.7 | 6.0                         | 26.2 | 50                            |
|                          |     | 20.0                        | 80.0 | 20.8                        | 88.4 | 200                           |
| tRF <sub>GPIO-HD</sub>   | 0   | 3.2                         | 14.5 | 3.4                         | 15.7 | 25                            |
|                          |     | 5.7                         | 23.7 | 6.0                         | 26.2 | 50                            |
|                          |     | 20.0                        | 80.0 | 20.8                        | 88.4 | 200                           |
|                          | 1   | 1.5                         | 5.8  | 1.7                         | 6.1  | 25                            |
|                          |     | 2.4                         | 8.0  | 2.6                         | 8.3  | 50                            |
|                          |     | 6.3                         | 22.0 | 6.0                         | 23.8 | 200                           |
| tRF <sub>GPIO-FAST</sub> | 0   | 0.6                         | 2.8  | 0.5                         | 2.8  | 25                            |
|                          |     | 3.0                         | 7.1  | 2.6                         | 7.5  | 50                            |
|                          |     | 12.0                        | 27.0 | 10.3                        | 26.8 | 200                           |
|                          | 1   | 0.4                         | 1.3  | 0.38                        | 1.3  | 25                            |
|                          |     | 1.5                         | 3.8  | 1.4                         | 3.9  | 50                            |
|                          |     | 7.4                         | 14.9 | 7.0                         | 15.3 | 200                           |

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

## 5.6 AC electrical specifications at 5 V range

**Table 14. AC electrical specifications at 5 V Range**

| Symbol                 | DSE | Rise time (nS) <sup>1</sup> |       | Fall time (nS) <sup>1</sup> |      | Capacitance (pF) <sup>2</sup> |
|------------------------|-----|-----------------------------|-------|-----------------------------|------|-------------------------------|
|                        |     | Min.                        | Max . | Min.                        | Max. |                               |
| tRF <sub>GPIO</sub>    | NA  | 2.8                         | 9.4   | 2.9                         | 10.7 | 25                            |
|                        |     | 5.0                         | 15.7  | 5.1                         | 17.4 | 50                            |
|                        |     | 17.3                        | 54.8  | 17.6                        | 59.7 | 200                           |
| tRF <sub>GPIO-HD</sub> | 0   | 2.8                         | 9.4   | 2.9                         | 10.7 | 25                            |
|                        |     | 5.0                         | 15.7  | 5.1                         | 17.4 | 50                            |

Table continues on the next page...




Figure 8. Oscillator connections scheme

Table 17. External System Oscillator electrical specifications

| Symbol      | Description                                           | Min.               | Typ. | Max.     | Unit | Notes |
|-------------|-------------------------------------------------------|--------------------|------|----------|------|-------|
| $g_{mXOSC}$ | Crystal oscillator transconductance                   |                    |      |          |      |       |
|             | SCG_SOSCCFG[RANGE]=2'b10 for 4-8 MHz                  | 2.2                | —    | 13.7     | mA/V |       |
|             | SCG_SOSCCFG[RANGE]=2'b11 for 8-40 MHz                 | 16                 | —    | 47       | mA/V |       |
| $V_{IL}$    | Input low voltage — EXTAL pin in external clock mode  | $V_{SS}$           | —    | 1.15     | V    |       |
| $V_{IH}$    | Input high voltage — EXTAL pin in external clock mode | $0.7 \cdot V_{DD}$ | —    | $V_{DD}$ | V    |       |
| $C_1$       | EXTAL load capacitance                                | —                  | —    | —        |      | 1     |
| $C_2$       | XTAL load capacitance                                 | —                  | —    | —        |      | 1     |
| $R_F$       | Feedback resistor                                     |                    |      |          |      | 2     |
|             | Low-gain mode (HGO=0)                                 | —                  | —    | —        | MΩ   |       |

Table continues on the next page...

**Table 17. External System Oscillator electrical specifications  
(continued)**

| Symbol          | Description                                             | Min. | Typ. | Max. | Unit | Notes |
|-----------------|---------------------------------------------------------|------|------|------|------|-------|
|                 | High-gain mode (HGO=1)                                  | —    | 1    | —    | MΩ   |       |
| R <sub>S</sub>  | Series resistor                                         |      |      |      |      |       |
|                 | Low-gain mode (HGO=0)                                   | —    | 0    | —    | kΩ   |       |
|                 | High-gain mode (HGO=1)                                  | —    | 0    | —    | kΩ   |       |
| V <sub>pp</sub> | Peak-to-peak amplitude of oscillation (oscillator mode) |      |      |      |      | 3     |
|                 | Low-gain mode (HGO=0)                                   | —    | 1.0  | —    | V    |       |
|                 | High-gain mode (HGO=1)                                  | —    | 3.3  | —    | V    |       |

1. Crystal oscillator circuit provides stable oscillations when  $g_{mXOSC} > 5 * gm\_crit$ . The  $gm\_crit$  is defined as:

$$gm\_crit = 4 * ESR * (2\pi F)^2 * (C_0 + C_L)^2$$

where:

- $g_{mXOSC}$  is the transconductance of the internal oscillator circuit
- ESR is the equivalent series resistance of the external crystal
- F is the external crystal oscillation frequency
- $C_0$  is the shunt capacitance of the external crystal
- $C_L$  is the external crystal total load capacitance.  $C_L = C_s + [C_1 * C_2 / (C_1 + C_2)]$
- $C_s$  is stray or parasitic capacitance on the pin due to any PCB traces
- $C_1, C_2$  external load capacitances on EXTAL and XTAL pins

See manufacture datasheet for external crystal component values

- When low-gain is selected, internal  $R_F$  will be selected and external  $R_F$  should not be attached.
  - When high-gain is selected, external  $R_F$  (1 M Ohm) needs to be connected for proper operation of the crystal. For external resistor, up to 5% tolerance is allowed.
- The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

## 6.2.2 External System Oscillator frequency specifications

## 6.2.3 System Clock Generation (SCG) specifications

### 6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications

Table 19. Fast internal RC Oscillator electrical specifications

| Symbol               | Parameter <sup>1</sup>                                               | Value |      |      | Unit                |
|----------------------|----------------------------------------------------------------------|-------|------|------|---------------------|
|                      |                                                                      | Min.  | Typ. | Max. |                     |
| $F_{\text{FIRC}}$    | FIRC target frequency                                                | —     | 48   | —    | MHz                 |
| $\Delta F$           | Frequency deviation across process, voltage, and temperature < 105°C | —     | ±0.5 | ±1   | % $F_{\text{FIRC}}$ |
| $\Delta F_{125}$     | Frequency deviation across process, voltage, and temperature < 125°C | —     | ±0.5 | ±1.1 | % $F_{\text{FIRC}}$ |
| $T_{\text{Startup}}$ | Startup time                                                         |       | 3.4  | 5    | μs <sup>2</sup>     |
| $T_{\text{JIT}}^3$   | Cycle-to-Cycle jitter                                                | —     | 300  | 500  | ps                  |
| $T_{\text{JIT}}^3$   | Long term jitter over 1000 cycles                                    | —     | 0.04 | 0.1  | % $F_{\text{FIRC}}$ |

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock

#### NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

### 6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications

Table 20. Slow internal RC oscillator (SIRC) electrical specifications

| Symbol               | Parameter                                                            | Value |      |      | Unit                |
|----------------------|----------------------------------------------------------------------|-------|------|------|---------------------|
|                      |                                                                      | Min.  | Typ. | Max. |                     |
| $F_{\text{SIRC}}$    | SIRC target frequency                                                | —     | 8    | —    | MHz                 |
| $\Delta F$           | Frequency deviation across process, voltage, and temperature < 105°C | —     | —    | ±3   | % $F_{\text{SIRC}}$ |
| $\Delta F_{125}$     | Frequency deviation across process, voltage, and temperature < 125°C | —     | —    | ±3.3 | % $F_{\text{SIRC}}$ |
| $T_{\text{Startup}}$ | Startup time                                                         | —     | 9    | 12.5 | μs <sup>1</sup>     |

1. Startup time is defined as the time between clock enablement and clock availability for system use.

Table 26. QuadSPI electrical specifications


| FLASH PORT             | Sym              | Unit | FLASH A            |     |                    |     |                    |     |                    |     |                    |     |                    |     | FLASH B                |     |                   |                 |
|------------------------|------------------|------|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|--------------------|-----|------------------------|-----|-------------------|-----------------|
|                        |                  |      | RUN <sup>1</sup>   |     |                    |     |                    |     | HSRUN <sup>1</sup> |     |                    |     |                    |     | RUN/HSRUN <sup>2</sup> |     |                   |                 |
| QuadSPI Mode           |                  |      | SDR                |     |                    |     |                    |     | SDR                |     |                    |     |                    |     | SDR                    |     | DDR <sup>3</sup>  |                 |
|                        |                  |      | Internal Sampling  |     | Internal DQS       |     |                    |     | Internal Sampling  |     | Internal DQS       |     |                    |     | Internal Sampling      |     | External DQS      |                 |
|                        |                  |      | N1                 |     | PAD Loopback       |     | Internal Loopback  |     | N1                 |     | PAD Loopback       |     | Internal Loopback  |     | N1                     |     | External DQS      |                 |
|                        |                  |      | Min                | Max | Min                | Max | Min                | Max | Min                | Max | Min                | Max | Min                | Max | Min                    | Max | Min               | Max             |
| Register Settings      |                  |      |                    |     |                    |     |                    |     |                    |     |                    |     |                    |     |                        |     |                   |                 |
| MCR[DDR_EN]            |                  | -    | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                      |     | 1                 |                 |
| MCR[DQS_EN]            |                  | -    | 0                  |     | 1                  |     | 1                  |     | 0                  |     | 1                  |     | 1                  |     | 0                      |     | 1                 |                 |
| MCR[SCLKCFG[0]]        |                  | -    | -                  |     | 1                  |     | 0                  |     | -                  |     | 1                  |     | 0                  |     | -                      |     | -                 |                 |
| MCR[SCLKCFG[1]]        |                  | -    | -                  |     | 1                  |     | 0                  |     | -                  |     | 1                  |     | 0                  |     | -                      |     | -                 |                 |
| MCR[SCLKCFG[2]]        |                  | -    | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                      |     | 0                 |                 |
| MCR[SCLKCFG[3]]        |                  | -    | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                      |     | 0                 |                 |
| MCR[SCLKCFG[5]]        |                  | -    | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                      |     | 1                 |                 |
| SMPR[FSPHS]            |                  | -    | 0                  |     | 1                  |     | 0                  |     | 0                  |     | 1                  |     | 0                  |     | 0                      |     | 0                 |                 |
| SMPR[FSDLY]            |                  | -    | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                  |     | 0                      |     | 0                 |                 |
| SOCCR<br>[SOCCFG[7:0]] |                  |      | -                  |     | 0                  |     | 23                 |     | -                  |     | 0                  |     | 30                 |     | -                      |     | -                 |                 |
| SOCCR[SOCCFG[15:8]]    |                  | -    | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                  |     | -                      |     | 30                |                 |
| FLSHCR[TDH]            |                  | -    | 0x00               |     | 0x00               |     | 0x00               |     | 0x00               |     | 0x00               |     | 0x00               |     | 0x00                   |     | 0x01              |                 |
| Timing Parameters      |                  |      |                    |     |                    |     |                    |     |                    |     |                    |     |                    |     |                        |     |                   |                 |
| SCK Clock Frequency    | f <sub>SCK</sub> | MHz  | -                  | 38  | -                  | 64  | -                  | 48  | -                  | 40  | -                  | 80  | -                  | 50  | -                      | 20  | -                 | 20 <sup>4</sup> |
| SCK Clock Period       | t <sub>SCK</sub> | ns   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 1/f <sub>SCK</sub> | -   | 50.0                   | -   | 50.0 <sup>4</sup> | -               |

Table continues on the next page...

**Table 27. 12-bit ADC operating conditions (continued)**

| Symbol            | Description                    | Conditions                                                                                                | Min. | Typ. <sup>1</sup> | Max.  | Unit | Notes |
|-------------------|--------------------------------|-----------------------------------------------------------------------------------------------------------|------|-------------------|-------|------|-------|
| $f_{\text{ADCK}}$ | ADC conversion clock frequency | Normal usage                                                                                              | 2    | 40                | 50    | MHz  | 3, 4  |
| $f_{\text{CONV}}$ | ADC conversion frequency       | No ADC hardware averaging. <sup>5</sup> Continuous conversions enabled, subsequent conversion time        | 46.4 | 928               | 1160  | Ksps | 6, 7  |
|                   |                                | ADC hardware averaging set to 32. <sup>5</sup> Continuous conversions enabled, subsequent conversion time | 1.45 | 29                | 36.25 | Ksps | 6, 7  |

1. Typical values assume  $V_{\text{DDA}} = 5 \text{ V}$ ,  $\text{Temp} = 25 \text{ }^{\circ}\text{C}$ ,  $f_{\text{ADCK}} = 40 \text{ MHz}$ ,  $R_{\text{AS}} = 20 \text{ } \Omega$ , and  $C_{\text{AS}} = 10 \text{ nF}$  unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. For packages without dedicated  $V_{\text{REFH}}$  and  $V_{\text{REFL}}$  pins,  $V_{\text{REFH}}$  is internally tied to  $V_{\text{DDA}}$ , and  $V_{\text{REFL}}$  is internally tied to  $V_{\text{SS}}$ . To get maximum performance, reference supply quality should be better than SAR ADC. See application note [AN5032](#) for details.
3. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
4. ADC conversion will become less reliable above maximum frequency.
5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
6. Numbers based on the minimum sampling time of 275 ns.
7. For guidelines and examples of conversion rate calculation, see the *Reference Manual* section 'Calibration function'

**Figure 13. ADC input impedance equivalency diagram**

### 6.4.1.2 12-bit ADC electrical characteristics

#### NOTE

- ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.
- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing. See [AN5426](#) for details

**Table 28. 12-bit ADC characteristics (2.7 V to 3 V) ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SS}$ )**

| Symbol           | Description                | Conditions <sup>1</sup> | Min. | Typ. <sup>2</sup> | Max.                                 | Unit             | Notes                      |
|------------------|----------------------------|-------------------------|------|-------------------|--------------------------------------|------------------|----------------------------|
| $V_{DDA}$        | Supply voltage             |                         | 2.7  | —                 | 3                                    | V                |                            |
| $I_{DDA\_ADC}$   | Supply current per ADC     |                         | —    | 0.6               | —                                    | mA               | <a href="#">3</a>          |
| SMPLTS           | Sample Time                |                         | 275  | —                 | Refer to the <i>Reference Manual</i> | ns               |                            |
| TUE <sup>4</sup> | Total unadjusted error     |                         | —    | ±4                | ±8                                   | LSB <sup>5</sup> | <a href="#">6, 7, 8, 9</a> |
| DNL              | Differential non-linearity |                         | —    | ±1.0              | —                                    | LSB <sup>5</sup> | <a href="#">6, 7, 8, 9</a> |
| INL              | Integral non-linearity     |                         | —    | ±2.0              | —                                    | LSB <sup>5</sup> | <a href="#">6, 7, 8, 9</a> |

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH}=V_{DDA}=V_{DD}$ , with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume  $V_{DDA} = 3\text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 40\text{ MHz}$ ,  $R_{AS}=20\ \Omega$ , and  $C_{AS}=10\text{ nF}$ .
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5.  $1\text{ LSB} = (V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to  $V_{DD}/V_{SS}$  or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

## 6.4.2 CMP with 8-bit DAC electrical specifications

**Table 31. Comparator with 8-bit DAC electrical specifications**

| Symbol             | Description                                          | Min. | Typ.                 | Max.             | Unit |
|--------------------|------------------------------------------------------|------|----------------------|------------------|------|
| I <sub>DDHS</sub>  | Supply current, High-speed mode <sup>1</sup>         |      |                      |                  | μA   |
|                    | -40 - 125 °C                                         | —    | 230                  | 300              |      |
| I <sub>DDL</sub>   | Supply current, Low-speed mode <sup>1</sup>          |      |                      |                  | μA   |
|                    | -40 - 105 °C                                         | —    | 6                    | 11               |      |
|                    | -40 - 125 °C                                         |      | 6                    | 13               |      |
| V <sub>AIN</sub>   | Analog input voltage                                 | 0    | 0 - V <sub>DDA</sub> | V <sub>DDA</sub> | V    |
| V <sub>AIO</sub>   | Analog input offset voltage, High-speed mode         |      |                      |                  | mV   |
|                    | -40 - 125 °C                                         | -25  | ±1                   | 25               |      |
| V <sub>AIO</sub>   | Analog input offset voltage, Low-speed mode          |      |                      |                  | mV   |
|                    | -40 - 125 °C                                         | -40  | ±4                   | 40               |      |
| t <sub>DHSB</sub>  | Propagation delay, High-speed mode <sup>2</sup>      |      |                      |                  | ns   |
|                    | -40 - 105 °C                                         | —    | 35                   | 200              |      |
|                    | -40 - 125 °C                                         |      | 35                   | 300              |      |
| t <sub>DL</sub>    | Propagation delay, Low-speed mode <sup>2</sup>       |      |                      |                  | μs   |
|                    | -40 - 105 °C                                         | —    | 0.5                  | 2                |      |
|                    | -40 - 125 °C                                         | —    | 0.5                  | 3                |      |
| t <sub>DH</sub>    | Propagation delay, High-speed mode <sup>3</sup>      |      |                      |                  | ns   |
|                    | -40 - 105 °C                                         | —    | 70                   | 400              |      |
|                    | -40 - 125 °C                                         | —    | 70                   | 500              |      |
| t <sub>DL</sub>    | Propagation delay, Low-speed mode <sup>3</sup>       |      |                      |                  | μs   |
|                    | -40 - 105 °C                                         | —    | 1                    | 5                |      |
|                    | -40 - 125 °C                                         | —    | 1                    | 5                |      |
| t <sub>IDH</sub>   | Initialization delay, High-speed mode <sup>4</sup>   |      |                      |                  | μs   |
|                    | -40 - 125 °C                                         | —    | 1.5                  | 3                |      |
| t <sub>IDL</sub>   | Initialization delay, Low-speed mode <sup>4</sup>    |      |                      |                  | μs   |
|                    | -40 - 125 °C                                         | —    | 10                   | 30               |      |
| V <sub>HYST0</sub> | Analog comparator hysteresis, Hyst0                  |      |                      |                  | mV   |
|                    | -40 - 125 °C                                         | —    | 0                    | —                |      |
| V <sub>HYST1</sub> | Analog comparator hysteresis, Hyst1, High-speed mode |      |                      |                  | mV   |
|                    | -40 - 125 °C                                         | —    | 19                   | 66               |      |
|                    | Analog comparator hysteresis, Hyst1, Low-speed mode  |      |                      |                  |      |
|                    | -40 - 125 °C                                         | —    | 15                   | 40               |      |
| V <sub>HYST2</sub> | Analog comparator hysteresis, Hyst2, High-speed mode |      |                      |                  | mV   |
|                    | -40 - 125 °C                                         | —    | 34                   | 133              |      |

Table continues on the next page...

**Table 31. Comparator with 8-bit DAC electrical specifications (continued)**

| Symbol             | Description                                          | Min.  | Typ. | Max. | Unit             |
|--------------------|------------------------------------------------------|-------|------|------|------------------|
|                    | Analog comparator hysteresis, Hyst2, Low-speed mode  |       |      |      |                  |
|                    | -40 - 125 °C                                         | —     | 23   | 80   |                  |
| V <sub>HYST3</sub> | Analog comparator hysteresis, Hyst3, High-speed mode |       |      |      | mV               |
|                    | -40 - 125 °C                                         | —     | 46   | 200  |                  |
|                    | Analog comparator hysteresis, Hyst3, Low-speed mode  |       |      |      |                  |
|                    | -40 - 125 °C                                         | —     | 32   | 120  |                  |
| I <sub>DAC8b</sub> | 8-bit DAC current adder (enabled)                    |       |      |      |                  |
|                    | 3.3V Reference Voltage                               | —     | 6    | 9    | μA               |
|                    | 5V Reference Voltage                                 | —     | 10   | 16   | μA               |
| INL <sup>5</sup>   | 8-bit DAC integral non-linearity                     | −0.75 | —    | 0.75 | LSB <sup>6</sup> |
| DNL                | 8-bit DAC differential non-linearity                 | −0.5  | —    | 0.5  | LSB <sup>6</sup> |
| t <sub>DDAC</sub>  | Initialization and switching settling time           | —     | —    | 30   | μs               |

1. Difference at input > 200mV
2. Applied  $\pm (100 \text{ mV} + V_{\text{HYST0}/1/2/3+ \text{ max. of } V_{\text{AIO}})$  around switch point.
3. Applied  $\pm (30 \text{ mV} + 2 \times V_{\text{HYST0}/1/2/3+ \text{ max. of } V_{\text{AIO}})$  around switch point.
4. Applied  $\pm (100 \text{ mV} + V_{\text{HYST0}/1/2/3})$ .
5. Calculation method used: Linear Regression Least Square Method
6.  $1 \text{ LSB} = V_{\text{reference}}/256$

### NOTE

For comparator IN signals adjacent to V<sub>DD</sub>/V<sub>SS</sub> or XTAL/EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).

### 6.5.4 FlexCAN electrical specifications

For supported baud rate, see section 'Protocol timing' of the *Reference Manual*.

### 6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

**Table 33. Master mode timing specifications**

| Symbol | Description                         | Min. | Max. | Unit        |
|--------|-------------------------------------|------|------|-------------|
| —      | Operating voltage                   | 2.97 | 3.6  | V           |
| S1     | SAI_MCLK cycle time                 | 40   | —    | ns          |
| S2     | SAI_MCLK pulse width high/low       | 45%  | 55%  | MCLK period |
| S3     | SAI_BCLK cycle time                 | 80   | —    | ns          |
| S4     | SAI_BCLK pulse width high/low       | 45%  | 55%  | BCLK period |
| S5     | SAI_RXD input setup before SAI_BCLK | 28   | —    | ns          |
| S6     | SAI_RXD input hold after SAI_BCLK   | 0    | —    | ns          |
| S7     | SAI_BCLK to SAI_TXD output valid    | —    | 8    | ns          |
| S8     | SAI_BCLK to SAI_TXD output invalid  | -2   | —    | ns          |
| S9     | SAI_FS input setup before SAI_BCLK  | 28   | —    | ns          |
| S10    | SAI_FS input hold after SAI_BCLK    | 0    | —    | ns          |
| S11    | SAI_BCLK to SAI_FS output valid     | —    | 8    | ns          |
| S12    | SAI_BCLK to SAI_FS output invalid   | -2   | —    | ns          |




Figure 24. MII receive diagram




Figure 25. MII transmit signal diagram

The following table describes the RMII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

Table 36. RMII signal switching specifications

| Symbol       | Description                              | Min. | Max. | Unit            |
|--------------|------------------------------------------|------|------|-----------------|
| —            | RMII input clock RMII_CLK Frequency      | —    | 50   | MHz             |
| RMII1, RMII5 | RMII_CLK pulse width high                | 35%  | 65%  | RMII_CLK period |
| RMII2, RMII6 | RMII_CLK pulse width low                 | 35%  | 65%  | RMII_CLK period |
| RMII3        | RXD[1:0], CRS_DV, RXER to RMII_CLK setup | 4    | —    | ns              |
| RMII4        | RMII_CLK to RXD[1:0], CRS_DV, RXER hold  | 2    | —    | ns              |

Table continues on the next page...

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package**

| Rating                                                                          | Conditions                 | Symbol           | Package | Values  |         |         |         |         |         | Unit |
|---------------------------------------------------------------------------------|----------------------------|------------------|---------|---------|---------|---------|---------|---------|---------|------|
|                                                                                 |                            |                  |         | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 |      |
| Thermal resistance, Junction to Ambient<br>(Natural Convection) <sup>1, 2</sup> | Single layer<br>board (1s) | $R_{\theta JA}$  | 32      | 93      | NA      | NA      | NA      | NA      | NA      | °C/W |
|                                                                                 |                            |                  | 48      | 79      | 71      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 62      | 61      | 61      | 59      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 53      | 52      | 51      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 51      | 44      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 42      |      |
| Thermal resistance, Junction to Ambient<br>(Natural Convection) <sup>1</sup>    | Two layer<br>board (1s1p)  | $R_{\theta JA}$  | 32      | 50      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 58      | 50      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 46      | 45      | 45      | 44      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 42      | 42      | 40      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 44      | 37      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 36      |      |
| Thermal resistance, Junction to Ambient<br>(Natural Convection) <sup>1, 2</sup> | Four layer<br>board (2s2p) | $R_{\theta JA}$  | 32      | 32      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 55      | 47      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 44      | 43      | 43      | 41      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 40      | 40      | 39      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 42      | 36      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 35      |      |
| Thermal resistance, Junction to Ambient<br>(@200 ft/min) <sup>1, 3</sup>        | Single layer<br>board (1s) | $R_{\theta JMA}$ | 32      | 77      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 66      | 58      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 50      | 49      | 49      | 48      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 43      | 42      | 41      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 42      | 36      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 34      |      |
| Thermal resistance, Junction to Ambient<br>(@200 ft/min) <sup>1</sup>           | Two layer<br>board (1s1p)  | $R_{\theta JMA}$ | 32      | 43      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 51      | 43      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 39      | 38      | 38      | 37      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 35      | 35      | 34      | NA      |      |

Table continues on the next page...

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)**

| Rating                                                                    | Conditions              | Symbol                 | Package | Values  |         |         |         |         |         | Unit |
|---------------------------------------------------------------------------|-------------------------|------------------------|---------|---------|---------|---------|---------|---------|---------|------|
|                                                                           |                         |                        |         | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 |      |
| Thermal resistance, Junction to Ambient<br>(@ 200 ft/min) <sup>1, 3</sup> | Four layer board (2s2p) | R <sub>θJMA</sub>      | 144     | NA      | NA      | NA      | NA      | 37      | 31      |      |
|                                                                           |                         |                        | 176     | NA      | NA      | NA      | NA      | NA      | 30      |      |
|                                                                           |                         |                        | 32      | 26      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                           |                         |                        | 48      | 48      | 41      | NA      | NA      | NA      | NA      |      |
|                                                                           |                         |                        | 64      | NA      | 37      | 36      | 36      | 35      | NA      |      |
|                                                                           |                         |                        | 100     | NA      | NA      | 34      | 34      | 33      | NA      |      |
|                                                                           |                         |                        | 144     | NA      | NA      | NA      | NA      | 36      | 30      |      |
|                                                                           |                         |                        | 176     | NA      | NA      | NA      | NA      | NA      | 29      |      |
| Thermal resistance, Junction to Board <sup>4</sup>                        | —                       | R <sub>θJB</sub>       | 32      | 11      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                           |                         |                        | 48      | 33      | 24      | NA      | NA      | NA      | NA      |      |
|                                                                           |                         |                        | 64      | NA      | 26      | 25      | 25      | 23      | NA      |      |
|                                                                           |                         |                        | 100     | NA      | NA      | 25      | 25      | 24      | NA      |      |
|                                                                           |                         |                        | 144     | NA      | NA      | NA      | NA      | 30      | 24      |      |
|                                                                           |                         |                        | 176     | NA      | NA      | NA      | NA      | NA      | 24      |      |
| Thermal resistance, Junction to Case <sup>5</sup>                         | —                       | R <sub>θJC</sub>       | 32      | NA      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                           |                         |                        | 48      | 23      | 19      | NA      | NA      | NA      | NA      |      |
|                                                                           |                         |                        | 64      | NA      | 14      | 13      | 12      | 11      | NA      |      |
|                                                                           |                         |                        | 100     | NA      | NA      | 13      | 12      | 11      | NA      |      |
|                                                                           |                         |                        | 144     | NA      | NA      | NA      | NA      | 12      | 9       |      |
|                                                                           |                         |                        | 176     | NA      | NA      | NA      | NA      | NA      | 9       |      |
| Thermal resistance, Junction to Case<br>(Bottom) <sup>6</sup>             | —                       | R <sub>θJCBottom</sub> | 32      | 1       | NA      |         |         |         |         |      |
|                                                                           |                         |                        | 48      | NA      |         |         |         |         |         |      |
|                                                                           |                         |                        | 64      |         |         |         |         |         |         |      |
|                                                                           |                         |                        | 100     |         |         |         |         |         |         |      |
|                                                                           |                         |                        | 144     |         |         |         |         |         |         |      |
|                                                                           |                         |                        | 176     |         |         |         |         |         |         |      |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date          | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|----------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |               | <ul style="list-style-type: none"> <li>Updated values for <math>V_{REFH}</math> and <math>V_{REFL}</math> to add reference to the section "voltage and current operating requirements" for Min and Max values</li> <li>Updated footnote to Typ.</li> <li>Removed footnote from RAS Analog source resistance</li> <li>Updated figure: ADC input impedance equivalency diagram</li> <li>In table: <a href="#">12-bit ADC characteristics (2.7 V to 3 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>Updated footnote to Typ.</li> </ul> </li> <li>In table: <a href="#">12-bit ADC characteristics (3 V to 5.5 V)</a> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>Removed number for TUE</li> <li>Updated footnote to Typ.</li> </ul> </li> <li>In table: <a href="#">Comparator with 8-bit DAC electrical specifications</a> <ul style="list-style-type: none"> <li>Updated Typ. of <math>I_{DDL5}</math> Supply current, Low-speed mode</li> <li>Updated Typ. of <math>t_{DLSB}</math> Propagation delay, Low-speed mode</li> <li>Updated Typ. of <math>t_{DHSS}</math> Propagation delay, High-speed mode</li> <li>Updated <math>t_{DLSS}</math> Propagation delay</li> <li>Added row for <math>t_{DDAC}</math> Initialization and switching settling time</li> <li>Updated footnote</li> </ul> </li> <li>Updated section <a href="#">LPSPi electrical specifications</a></li> <li>Added section: <a href="#">SAI electrical specifications</a></li> <li>Updated section: <a href="#">Ethernet AC specifications</a></li> <li>Added section: <a href="#">Clockout frequency</a></li> <li>Added section: <a href="#">Trace electrical specifications</a></li> <li>Updated table: <a href="#">Table 41</a> : Updated numbers for S32K142 and S32K148</li> <li>Updated table: <a href="#">Table 42</a> : Updated numbers for S32K148</li> <li>Updated Document number for 32-pin QFN in topic <a href="#">Obtaining package dimensions</a></li> </ul> |
| 3        | 14 March 2017 | <ul style="list-style-type: none"> <li>In <a href="#">Table 2</a> <ul style="list-style-type: none"> <li>Updated min. value of <math>V_{DD\_OFF}</math></li> <li>Added parameter <math>I_{INJSUM\_AF}</math></li> </ul> </li> <li>Updated <a href="#">Power mode transition operating behaviors</a></li> <li>Updated <a href="#">Power consumption</a></li> <li>Updated footnote to <math>T_{SPLL\_LOCK}</math> in <a href="#">SPLL electrical specifications</a></li> <li>In <a href="#">12-bit ADC electrical characteristics</a> <ul style="list-style-type: none"> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Added typ. value to <math>I_{DDA\_ADC}</math>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table ... '</li> </ul> </li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>Added typ. value to <math>I_{DDA\_ADC}</math></li> <li>Removed footnote 'All the parameters in this table ... '</li> </ul> </li> </ul> </li> <li>In <a href="#">Flash timing specifications — commands</a> updated Max. value of <math>t_{Vfykey}</math> to 33 <math>\mu</math>s</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 4        | 02 June 2017  | <ul style="list-style-type: none"> <li>In section: <a href="#">Block diagram</a>, added block diagram for S32K11x series.</li> <li>Updated figure: <a href="#">S32K1xx product series comparison</a>.</li> <li>In section: <a href="#">Selecting orderable part number</a> , added reference to attachment <a href="#">S32K_Part_Numbers.xlsx</a>.</li> <li>In section: <a href="#">Ordering information</a> <ul style="list-style-type: none"> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In <a href="#">Table 1</a>,</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date          | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |               | <ul style="list-style-type: none"> <li>Updated 3.3 V numbers and added footnote against <math>f_{op}</math>, <math>t_{SU}</math>, and <math>t_V</math> in HSRUN Mode</li> <li>Added footnote to '<math>t_{WSPCK}</math>'</li> <li>Updated <a href="#">Thermal characteristics</a> for S32K11x</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 6        | 31 Jan 2018   | <ul style="list-style-type: none"> <li>Changed the representation of ARM trademark throughout.</li> <li>Removed S32K142 from 'Caution'</li> <li>In 'Key features', added the following note under 'Power management', 'Memory and memory interfaces', and 'Reliability, safety and security': <ul style="list-style-type: none"> <li>No write or erase access to ...</li> </ul> </li> <li>In <a href="#">High-level architecture diagram for the S32K14x family</a>, added the following footnote: <ul style="list-style-type: none"> <li>No write or erase access to ...</li> </ul> </li> <li>In <a href="#">High-level architecture diagram for the S32K11x family</a> : <ul style="list-style-type: none"> <li>Minor editorial update: Fixed the placement of SRAM, under 'Flash memory controller' block</li> </ul> </li> <li>Updated figure: <a href="#">S32K1xx product series comparison</a> : <ul style="list-style-type: none"> <li>Updated footnote 1, and added against 'HSRUN' in addition to 'HW security module (CSEc)' and 'EEPROM emulated by FlexRAM'.</li> <li>Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148.</li> <li>Updated channel count for S32K116 in row '12-bit SAR ADC (1 MSPS each)'.</li> </ul> </li> <li>Updated <a href="#">Ordering information</a></li> <li>Updated <a href="#">Flash timing specifications — commands</a> for S32K148, S32K142, S32K146, S32K116, and S32K118.</li> </ul>                                                                                                                                                                                                                                                                                                                                                           |
| 7        | 19 April 2018 | <ul style="list-style-type: none"> <li>Changed Caution to Notes <ul style="list-style-type: none"> <li>Updated the wordings of Notes and removed S32K146</li> <li>Added 'Following two are the available ...'</li> </ul> </li> <li>In 'Key features' : <ul style="list-style-type: none"> <li>Editorial updates</li> <li>Updated the note under Power management, Memory and memory interfaces, and Safety and security.</li> <li>Updated FlexIO under Communications interfaces</li> <li>Added ENET and SAI under Communications interfaces</li> <li>Updated Cryptographic Services Engine (CSEc) under 'Safety and security'</li> </ul> </li> <li>In <a href="#">High-level architecture diagram for the S32K14x family</a> : <ul style="list-style-type: none"> <li>Minor editorial updates</li> <li>Updated note 3</li> </ul> </li> <li>In <a href="#">High-level architecture diagram for the S32K11x family</a> : <ul style="list-style-type: none"> <li>Minor editorial updates</li> </ul> </li> <li>In figure: <a href="#">S32K1xx product series comparison</a> : <ul style="list-style-type: none"> <li>Editorial updates</li> <li>Updated Frequency for S32K14x</li> <li>Updated footnote 4</li> <li>Added footnote 5</li> </ul> </li> <li>In <a href="#">Ordering information</a> : <ul style="list-style-type: none"> <li>Renamed section, updated the starting paragraph</li> <li>Updated the figure</li> </ul> </li> <li>In <a href="#">Voltage and current operating requirements</a>, updated the note</li> <li>In <a href="#">Power consumption</a> : <ul style="list-style-type: none"> <li>Updated specs for S32K146</li> <li>Removed section 'Modes configuration', and moved its content under the first paragraph.</li> </ul> </li> <li>In <a href="#">12-bit ADC operating conditions</a> :</li> </ul> |

Table continues on the next page...