

Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, Ethernet, FlexIO, I²C, LINbus, SPI, UART/USART
Peripherals	I²S, POR, PWM, WDT
Number of I/O	89
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b SAR; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LFBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148uat0vmht">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148uat0vmht</a>

- Communications interfaces
  - Up to three Low Power Universal Asynchronous Receiver/Transmitter (LPUART/LIN) modules with DMA support and low power availability
  - Up to three Low Power Serial Peripheral Interface (LPSPI) modules with DMA support and low power availability
  - Up to two Low Power Inter-Integrated Circuit (LPI2C) modules with DMA support and low power availability
  - Up to three FlexCAN modules (with optional CAN-FD support)
  - FlexIO module for emulation of communication protocols and peripherals (UART, I2C, SPI, I2S, LIN, PWM, etc).
  - Up to one 10/100Mbps Ethernet with IEEE1588 support and two Synchronous Audio Interface (SAI) modules.
- Safety and Security
  - Cryptographic Services Engine (CSEc) implements a comprehensive set of cryptographic functions as described in the SHE (Secure Hardware Extension) Functional Specification. Note: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
  - 128-bit Unique Identification (ID) number
  - Error-Correcting Code (ECC) on flash and SRAM memories
  - System Memory Protection Unit (System MPU)
  - Cyclic Redundancy Check (CRC) module
  - Internal watchdog (WDOG)
  - External Watchdog monitor (EWM) module
- Timing and control
  - Up to eight independent 16-bit FlexTimers (FTM) modules, offering up to 64 standard channels (IC/OC/PWM)
  - One 16-bit Low Power Timer (LPTMR) with flexible wake up control
  - Two Programmable Delay Blocks (PDB) with flexible trigger system
  - One 32-bit Low Power Interrupt Timer (LPIT) with 4 channels
  - 32-bit Real Time Counter (RTC)
- Package
  - 32-pin QFN, 48-pin LQFP, 64-pin LQFP, 100-pin LQFP, 100-pin MAPBGA, 144-pin LQFP, 176-pin LQFP package options
- 16 channel DMA with up to 63 request sources using DMAMUX



**Figure 2. High-level architecture diagram for the S32K11x family**

## 2 Feature comparison

The following figure summarizes the memory, peripherals and packaging options for the S32K1xx devices. All devices which share a common package are pin-to-pin compatible.

### NOTE


Availability of peripherals depends on the pin availability in a particular package. For more information see *IO Signal*

## 3 Ordering information

### 3.1 Selecting orderable part number


Not all part number combinations are available. See the attachment *S32K1xx\_Orderable\_Part\_Number\_List.xlsx* attached with the Datasheet for a list of standard orderable part numbers.

## 4.4 Power and ground pins



NOTE:  $V_{DD}$  and  $V_{DDA}$  must be shorted to a common source on PCB

**Figure 5. Pinout decoupling**



\*Note: VSSA and VSS are shorted at package level

**Figure 6. Power diagram**

## 4.5 LVR, LVD and POR operating requirements

**Table 5.  $V_{DD}$  supply LVR, LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{POR}$	Rising and falling $V_{DD}$ POR detect voltage	1.1	1.6	2.0	V	
$V_{LVR}$	LVR falling threshold (RUN, HSRUN, and STOP modes)	2.50	2.58	2.7	V	
$V_{LVR\_HYST}$	LVR hysteresis	—	45	—	mV	1
$V_{LVR\_LP}$	LVR falling threshold (VLPS/VLPR modes)	1.97	2.22	2.44	V	
$V_{LVD}$	Falling low-voltage detect threshold	2.8	2.875	3	V	
$V_{LVD\_HYST}$	LVD hysteresis	—	50	—	mV	1

Table continues on the next page...

**Table 17. External System Oscillator electrical specifications  
(continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	High-gain mode (HGO=1)	—	1	—	MΩ	
R <sub>S</sub>	Series resistor					3
	Low-gain mode (HGO=0)	—	0	—	kΩ	
	High-gain mode (HGO=1)	—	0	—	kΩ	
V <sub>pp</sub>	Peak-to-peak amplitude of oscillation (oscillator mode)					3
	Low-gain mode (HGO=0)	—	1.0	—	V	
	High-gain mode (HGO=1)	—	3.3	—	V	

1. Crystal oscillator circuit provides stable oscillations when  $g_{mXOSC} > 5 * gm\_crit$ . The  $gm\_crit$  is defined as:

$$gm\_crit = 4 * ESR * (2\pi F)^2 * (C_0 + C_L)^2$$

where:

- $g_{mXOSC}$  is the transconductance of the internal oscillator circuit
- ESR is the equivalent series resistance of the external crystal
- F is the external crystal oscillation frequency
- $C_0$  is the shunt capacitance of the external crystal
- $C_L$  is the external crystal total load capacitance.  $C_L = C_s + [C_1 * C_2 / (C_1 + C_2)]$
- $C_s$  is stray or parasitic capacitance on the pin due to any PCB traces
- $C_1, C_2$  external load capacitances on EXTAL and XTAL pins

See manufacture datasheet for external crystal component values

2.
  - When low-gain is selected, internal  $R_F$  will be selected and external  $R_F$  should not be attached.
  - When high-gain is selected, external  $R_F$  (1 M Ohm) needs to be connected for proper operation of the crystal. For external resistor, up to 5% tolerance is allowed.
3. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

## 6.2.2 External System Oscillator frequency specifications

### 6.4.1.2 12-bit ADC electrical characteristics

#### NOTE

- ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.
- On reduced pin packages where ADC reference pins are shared with supply pins, ADC analog performance characteristics may be impacted. The amount of variation will be directly impacted by the external PCB layout and hence care must be taken with PCB routing. See [AN5426](#) for details

**Table 28. 12-bit ADC characteristics (2.7 V to 3 V) ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SS}$ )**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage		2.7	—	3	V	
$I_{DDA\_ADC}$	Supply current per ADC		—	0.6	—	mA	<sup>3</sup>
SMPLTS	Sample Time		275	—	Refer to the Reference Manual	ns	
TUE <sup>4</sup>	Total unadjusted error		—	$\pm 4$	$\pm 8$	LSB <sup>5</sup>	<sup>6, 7, 8, 9</sup>
DNL	Differential non-linearity		—	$\pm 1.0$	—	LSB <sup>5</sup>	<sup>6, 7, 8, 9</sup>
INL	Integral non-linearity		—	$\pm 2.0$	—	LSB <sup>5</sup>	<sup>6, 7, 8, 9</sup>

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH}=V_{DDA}=V_{DD}$ , with the calibration frequency set to less than or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume  $V_{DDA} = 3$  V, Temp = 25 °C,  $f_{ADCK} = 40$  MHz,  $R_{AS}=20\ \Omega$ , and  $C_{AS}=10\ nF$ .
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5.  $1\ LSB = (V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to  $V_{DD}/V_{SS}$  or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

## 6.4.2 CMP with 8-bit DAC electrical specifications

Table 31. Comparator with 8-bit DAC electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit
$I_{DDHS}$	Supply current, High-speed mode <sup>1</sup>				$\mu A$
	-40 - 125 °C	—	230	300	
$I_{DDLS}$	Supply current, Low-speed mode <sup>1</sup>				$\mu A$
	-40 - 105 °C	—	6	11	
	-40 - 125 °C		6	13	
$V_{AIN}$	Analog input voltage	0	0 - $V_{DDA}$	$V_{DDA}$	V
$V_{AIO}$	Analog input offset voltage, High-speed mode				$mV$
	-40 - 125 °C	-25	$\pm 1$	25	
$V_{AOI}$	Analog input offset voltage, Low-speed mode				$mV$
	-40 - 125 °C	-40	$\pm 4$	40	
$t_{DHSB}$	Propagation delay, High-speed mode <sup>2</sup>				ns
	-40 - 105 °C	—	35	200	
	-40 - 125 °C		35	300	
$t_{DLSB}$	Propagation delay, Low-speed mode <sup>2</sup>				$\mu s$
	-40 - 105 °C	—	0.5	2	
	-40 - 125 °C	—	0.5	3	
$t_{DHSS}$	Propagation delay, High-speed mode <sup>3</sup>				ns
	-40 - 105 °C	—	70	400	
	-40 - 125 °C	—	70	500	
$t_{DLSS}$	Propagation delay, Low-speed mode <sup>3</sup>				$\mu s$
	-40 - 105 °C	—	1	5	
	-40 - 125 °C	—	1	5	
$t_{IDHS}$	Initialization delay, High-speed mode <sup>4</sup>				$\mu s$
	-40 - 125 °C	—	1.5	3	
$t_{IDLS}$	Initialization delay, Low-speed mode <sup>4</sup>				$\mu s$
	-40 - 125 °C	—	10	30	
$V_{HYST0}$	Analog comparator hysteresis, Hyst0				$mV$
	-40 - 125 °C	—	0	—	
$V_{HYST1}$	Analog comparator hysteresis, Hyst1, High-speed mode				$mV$
	-40 - 125 °C	—	19	66	
	Analog comparator hysteresis, Hyst1, Low-speed mode				
	-40 - 125 °C	—	15	40	
$V_{HYST2}$	Analog comparator hysteresis, Hyst2, High-speed mode				$mV$
	-40 - 125 °C	—	34	133	

Table continues on the next page...

## ADC electrical specifications




Figure 14. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 0)




Figure 15. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 1)

**Table 32. LPSPI electrical specifications<sup>1</sup>**

Num	Symbol	Description	Conditions	Run Mode <sup>2</sup>				HSRUN Mode <sup>2</sup>				VLPR Mode				Unit	
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
	$f_{\text{periph}}^{3,4}$	Peripheral Frequency	Slave	-	40	-	40	-	56	-	56	-	4	-	4	MHz	
			Master	-	40	-	40	-	56	-	56	-	4	-	4		
			Master Loopback <sup>5</sup>	-	40	-	48	-	48	-	48	-	4	-	4		
			Master Loopback(slow) <sup>6</sup>	-	48	-	48	-	48	-	48	-	4	-	4		
1	$f_{\text{op}}$	Frequency of operation	Slave	-	10	-	10	-	14	-	14 <sup>7</sup>	-	2	-	2	MHz	
			Master	-	10	-	10	-	14	-	14 <sup>7</sup>	-	2	-	2		
			Master Loopback <sup>5</sup>	-	20	-	12	-	24	-	12	-	2	-	2		
			Master Loopback(slow) <sup>6</sup>	-	12	-	12	-	12	-	12	-	2	-	2		
2	$t_{\text{SPSCK}}$	SPSCK period	Slave	100	-	100	-	72	-	72	-	500	-	500	-	ns	
			Master	100	-	100	-	72	-	72	-	500	-	500	-		
			Master Loopback <sup>5</sup>	50	-	83	-	42	-	83	-	500	-	500	-		
			Master Loopback(slow) <sup>6</sup>	83	-	83	-	83	-	83	-	500	-	500	-		
3	$t_{\text{Lead}}^8$	Enable lead time (PCS to SPSCK delay)	Slave	-	-	-	-	-	-	-	-	-	-	-	-	ns	
			Master	-	-	-	-	-	-	-	-	-	-	-	-		
			Master Loopback <sup>5</sup>	(PCSSCK+1)* <sub>t_periph-25</sub>				(PCSSCK+1)* <sub>t_periph-25</sub>				(PCSSCK+1)* <sub>t_periph-25</sub>					
			Master Loopback(slow) <sup>6</sup>	(PCSSCK+1)* <sub>t_periph-25</sub>				(PCSSCK+1)* <sub>t_periph-25</sub>				(PCSSCK+1)* <sub>t_periph-25</sub>					

Table continues on the next page...

## 6.5.4 FlexCAN electrical specifications

For supported baud rate, see section 'Protocol timing' of the *Reference Manual*.

## 6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.


- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

**Table 33. Master mode timing specifications**

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S1	SAI_MCLK cycle time	40	—	ns
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80	—	ns
S4	SAI_BCLK pulse width high/low	45%	55%	BCLK period
S5	SAI_RXD input setup before SAI_BCLK	28	—	ns
S6	SAI_RXD input hold after SAI_BCLK	0	—	ns
S7	SAI_BCLK to SAI_TXD output valid	—	8	ns
S8	SAI_BCLK to SAI_TXD output invalid	-2	—	ns
S9	SAI_FS input setup before SAI_BCLK	28	—	ns
S10	SAI_FS input hold after SAI_BCLK	0	—	ns
S11	SAI_BCLK to SAI_FS output valid	—	8	ns
S12	SAI_BCLK to SAI_FS output invalid	-2	—	ns

**Table 37. MDIO timing specifications (continued)**

Symbol	Description	Min.	Max.	Unit
MDC1	MDC pulse width high	40%	60%	MDC period
MDC2	MDC pulse width low	40%	60%	MDC period
MDC3	MDIO (input) to MDC rising edge setup	25	—	ns
MDC4	MDIO (input) to MDC rising edge hold	0	—	ns
MDC5	MDC falling edge to MDIO output valid (maximum propagation delay)	—	25	ns
MDC6	MDC falling edge to MDIO output invalid (minimum propagation delay)	-10	—	ns

**Figure 28. MII/RMII serial management channel timing diagram**

### 6.5.7 Clockout frequency


Maximum supported clock out frequency for this device is 20 MHz

## 6.6 Debug modules

### 6.6.1 SWD electrical specofications

**Table 39. Trace specifications (continued)**

	Symbol	Description	RUN Mode			HSRUN Mode		VLPR Mode	Unit
Trace on fast pads	$f_{TRACE}$	Max Trace frequency	80	48	40	74.667	80	4	MHz
	$t_{DVO}$	Data Output Valid	4	4	4	4	4	20	ns
	$t_{DIV}$	Data Output Invalid	-2	-2	-2	-2	-2	-10	ns
Trace on slow pads	$f_{TRACE}$	Max Trace frequency	22.86	24	20	22.4	22.86	4	MHz
	$t_{DVO}$	Data Output Valid	8	8	8	8	8	20	ns
	$t_{DIV}$	Data Output Invalid	-4	-4	-4	-4	-4	-10	ns

**Figure 31. TRACE CLKOUT specifications**

### 6.6.3 JTAG electrical specifications

Table 40. JTAG electrical specifications

Symbol	Description	Run Mode				HSRUN Mode				VLPR Mode				Unit	
		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
J1	TCLK frequency of operation													MHz	
	Boundary Scan	-	20	-	20	-	20	-	20	-	10	-	10		
	JTAG	-	20	-	20	-	20	-	20	-	10	-	10		
J2	TCLK cycle period	1/J1	-	1/J1	-	1/J1	-	1/J1	-	1/J1	-	1/J1	-	ns	
J3	TCLK clock pulse width													ns	
	Boundary Scan	5	5	5	5	5	5	5	5	5	5	5	5		
	JTAG	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5	J2/Z + 5	J2/Z - 5		
J4	TCLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns	
J5	Boundary scan input data setup time to TCLK rise	5	-	5	-	5	-	5	-	5	-	15	-	ns	
J6	Boundary scan input data hold time after TCLK rise	5	-	5	-	5	-	5	-	5	-	8	-	ns	
J7	TCLK low to boundary scan output data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J8	TCLK low to boundary scan output data invalid	0	-	0	-	0	-	0	-	0	-	0	-		
J9	TCLK low to boundary scan output high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J10	TMS, TDI input data setup time to TCLK rise	3	-	3	-	3	-	3	-	15	-	15	-	ns	
J11	TMS, TDI input data hold time after TCLK rise	2	-	2	-	2	-	2	-	8	-	8	-	ns	
J12	TCLK low to TDO data valid	-	28	-	32	-	28	-	32	-	80	-	80	ns	
J13	TCLK low to TDO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns	
J14	TCLK low to TDO high-Z	-	28	-	32	-	28	-	32	-	80	-	80	ns	

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package**

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Single layer board (1s)	$R_{\theta JA}$		32	93	NA	NA	NA	NA	°C/W
				48	79	71	NA	NA	NA	
				64	NA	62	61	61	59	
				100	NA	NA	53	52	51	
				144	NA	NA	NA	NA	51	
				176	NA	NA	NA	NA	42	
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1</sup>	Two layer board (1s1p)	$R_{\theta JA}$		32	50	NA	NA	NA	NA	
				48	58	50	NA	NA	NA	
				64	NA	46	45	45	44	
				100	NA	NA	42	42	40	
				144	NA	NA	NA	NA	44	
				176	NA	NA	NA	NA	36	
Thermal resistance, Junction to Ambient (Natural Convection) <sup>1, 2</sup>	Four layer board (2s2p)	$R_{\theta JA}$		32	32	NA	NA	NA	NA	
				48	55	47	NA	NA	NA	
				64	NA	44	43	43	41	
				100	NA	NA	40	40	39	
				144	NA	NA	NA	NA	42	
				176	NA	NA	NA	NA	35	
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1, 3</sup>	Single layer board (1s)	$R_{\theta JMA}$		32	77	NA	NA	NA	NA	
				48	66	58	NA	NA	NA	
				64	NA	50	49	49	48	
				100	NA	NA	43	42	41	
				144	NA	NA	NA	NA	42	
				176	NA	NA	NA	NA	34	
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1</sup>	Two layer board (1s1p)	$R_{\theta JMA}$		32	43	NA	NA	NA	NA	
				48	51	43	NA	NA	NA	
				64	NA	39	38	38	37	
				100	NA	NA	35	35	34	

Table continues on the next page...

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)**

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
			144	NA	NA	NA	NA	37	31	
			176	NA	NA	NA	NA	NA	30	
Thermal resistance, Junction to Ambient (@200 ft/min) <sup>1,3</sup>	Four layer board (2s2p)	$R_{\theta JMA}$	32	26	NA	NA	NA	NA	NA	
			48	48	41	NA	NA	NA	NA	
			64	NA	37	36	36	35	NA	
			100	NA	NA	34	34	33	NA	
			144	NA	NA	NA	NA	36	30	
			176	NA	NA	NA	NA	NA	29	
Thermal resistance, Junction to Board <sup>4</sup>	—	$R_{\theta JB}$	32	11	NA	NA	NA	NA	NA	
			48	33	24	NA	NA	NA	NA	
			64	NA	26	25	25	23	NA	
			100	NA	NA	25	25	24	NA	
			144	NA	NA	NA	NA	30	24	
			176	NA	NA	NA	NA	NA	24	
Thermal resistance, Junction to Case <sup>5</sup>	—	$R_{\theta JC}$	32	NA	NA	NA	NA	NA	NA	
			48	23	19	NA	NA	NA	NA	
			64	NA	14	13	12	11	NA	
			100	NA	NA	13	12	11	NA	
			144	NA	NA	NA	NA	12	9	
			176	NA	NA	NA	NA	NA	9	
Thermal resistance, Junction to Case (Bottom) <sup>6</sup>	—	$R_{\theta JCBottom}$	32	1	NA					
			48	NA						
			64	NA						
			100	NA						
			144	NA						
			176	NA						

Table continues on the next page...

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package (continued)**

Rating	Conditions	Symbol	Package	Values						Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Package Top <sup>7</sup>	Natural Convection	$\Psi_{JT}$	32	1	NA	NA	NA	NA	NA	
				4	2	NA	NA	NA	NA	
				NA	2	2	2	2	NA	
				NA	NA	2	2	2	NA	
				NA	NA	NA	NA	2	1	
				NA	NA	NA	NA	NA	1	

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
7. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## Dimensions

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- $T_T$  = thermocouple temperature on top of the package (°C)
- $\Psi_{JT}$  = thermal characterization parameter (°C/W)
- $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 8 Dimensions

### 8.1 Obtaining package dimensions

Package dimensions are provided in the package drawings.

To find a package drawing, go to <http://www.nxp.com> and perform a keyword search for the drawing's document number:

Package option	Document Number
32-pin QFN	SOT617-3 <sup>1</sup>
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W
100-pin MAPBGA	98ASA00802D
144-pin LQFP	98ASS23177W
176-pin LQFP	98ASS23479W

1. 5x5 mm package

## 9 Pinouts

### 9.1 Package pinouts and signal descriptions

For package pinouts and signal descriptions, refer to the Reference Manual.

## 10 Revision History

The following table provides a revision history for this document.

**Table 43. Revision History**

Rev. No.	Date	Substantial Changes
1	12 Aug 2016	Initial release
2	03 March 2017	<ul style="list-style-type: none"> <li>• Updated description of QSPI and Clock interfaces in Key Features section</li> <li>• Updated figure: <a href="#">High-level architecture diagram for the S32K1xx family</a></li> <li>• Updated figure: <a href="#">S32K1xx product series comparison</a></li> <li>• Added note in section <a href="#">Selecting orderable part number</a></li> <li>• Updated figure: Ordering information</li> <li>• In table: <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>• Added footnote to <math>I_{INJPAD\_DC}</math></li> <li>• Updated min and max value of <math>I_{INJPAD\_DC}</math></li> <li>• Updated description, max and min values for <math>I_{INJSUM}</math></li> <li>• Updated <math>V_{IN\_TRANSIENT}</math></li> </ul> </li> <li>• In table: <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>• Renamed <math>V_{SUP\_OFF}</math></li> <li>• Updated max value of <math>V_{DD\_OFF}</math></li> <li>• Removed <math>V_{INA}</math> and <math>V_{IN}</math></li> <li>• Added <math>V_{REFH}</math> and <math>V_{REFL}</math></li> <li>• Updated footnote "Typical conditions assumes <math>V_{DD} = V_{DDA} = V_{REFH} = 5V ...</math></li> <li>• Removed <math>I_{NJSUM\_AF}</math></li> </ul> </li> <li>• Updated footnotes in table <a href="#">Table 4</a></li> <li>• Updated section <a href="#">Power mode transition operating behaviors</a></li> <li>• In table: <a href="#">Power consumption</a> <ul style="list-style-type: none"> <li>• Added footnote "With PMC_REGSC[CLKBIASDIS] ..."</li> <li>• Updated conditions for VLPR</li> <li>• Removed Idd/MHz for S32K144</li> <li>• Updated numbers for S32K142 and S32K148</li> <li>• Removed use case footnotes</li> </ul> </li> <li>• In section <a href="#">Modes configuration</a> : <ul style="list-style-type: none"> <li>• Replaced table "Modes configuration" with spreadsheet attachment: 'S32K1xx_Power_Modes_Master_configuration_sheet'</li> </ul> </li> <li>• In table: <a href="#">DC electrical specifications at 3.3 V Range</a> : <ul style="list-style-type: none"> <li>• Added footnotes to <math>V_{ih}</math> Input Buffer High Voltage and <math>V_{il}</math> Input Buffer Low Voltage</li> <li>• Added footnote to High drive port pins</li> </ul> </li> <li>• In table: <a href="#">DC electrical specifications at 5.0 V Range</a> :</li> </ul>

*Table continues on the next page...*

## Revision History

**Table 43. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• Updated note 'All the limits defined ...'</li> <li>• Updated parameter '<math>I_{INJPAD\_DC\_ABS}</math>', '<math>V_{IN\_DC}</math>', '<math>I_{INJSUM\_DC\_ABS}</math>'</li> <li>• In <a href="#">Table 2</a>, <ul style="list-style-type: none"> <li>• Updated parameter <math>I_{INJPAD\_DC\_OP}</math> and <math>I_{INJSUM\_DC\_OP}</math>.</li> </ul> </li> <li>• In <a href="#">Table 5</a>, updated TBDs for <math>V_{LVR\_HYST}</math>, <math>V_{LVD\_HYST}</math>, and <math>V_{LVW\_HYST}</math></li> <li>• In <a href="#">Power mode transition operating behaviors</a>, <ul style="list-style-type: none"> <li>• Added VLPR → VLPS</li> <li>• Added VLPS → VLPR</li> <li>• Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> </ul> </li> <li>• In <a href="#">Table 7</a>, updated the specifications for S32K144.</li> <li>• Updated the attachment <a href="#">S32K1xx_Power_Modes_Configuration.xlsx</a>.</li> <li>• In <a href="#">Table 15</a>, removed <math>C_{IN\_A}</math>.</li> <li>• In <a href="#">Table 17</a>, <ul style="list-style-type: none"> <li>• Updated specifacations for <math>g_{mXOSC}</math>.</li> <li>• Removed <math>I_{DDOSC}</math></li> </ul> </li> <li>• In <a href="#">Table 19</a>, <ul style="list-style-type: none"> <li>• Added parameter <math>\Delta F125</math>.</li> <li>• Removed <math>I_{DDFIRC}</math></li> </ul> </li> <li>• In <a href="#">Table 20</a>, <ul style="list-style-type: none"> <li>• Added parameter <math>\Delta F125</math>.</li> <li>• Removed <math>I_{DDSRIC}</math></li> </ul> </li> <li>• In <a href="#">Table 21</a>, removed <math>I_{LPO}</math></li> <li>• Updated section: <a href="#">Flash memory module (FTFC) electrical specifications</a></li> <li>• In section: <a href="#">12-bit ADC operating conditions</a>, <ul style="list-style-type: none"> <li>• Updated TBDs for <math>I_{DDA\_ADC}</math> and TUE in <a href="#">Table 28</a></li> <li>• Updated TBDs for <math>I_{DDA\_ADC}</math> and TUE in <a href="#">Table 29</a></li> </ul> </li> <li>• In section: <a href="#">QuadSPI AC specifications</a>, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'.</li> <li>• In section: <a href="#">12-bit ADC operating conditions</a>, updated <a href="#">Table 27</a>.</li> <li>• In section: <a href="#">CMP with 8-bit DAC electrical specifications</a>, added note 'For comparator IN signals adjacent ...'</li> <li>• In table: <a href="#">Table 32</a>, minor update in footnote 6.</li> <li>• In table: <a href="#">Table 41</a>, updated specifications for S32K146.</li> </ul>
5	06 Dec 2017	<ul style="list-style-type: none"> <li>• Removed S32K148 from 'Caution'</li> <li>• Updated figure: <a href="#">S32K1xx product series comparison</a> for <ul style="list-style-type: none"> <li>• 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>• Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>• In <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>• Added note 'Unless otherwise ...'</li> <li>• Added parameter 'Added note '<math>T_{ramp\_MCU}</math>'</li> <li>• Updated footnote for '<math>T_{ramp}</math>'</li> </ul> </li> <li>• In <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>• Added footnote '<math>V_{DD}</math> and <math>V_{DDA}</math> must be shorted ...' against parameter '<math>V_{DD} - V_{DDA}</math>'</li> <li>• Updated footnote '<math>V_{DD}</math> and <math>V_{DDA}</math> must be shorted ...'</li> </ul> </li> <li>• In <a href="#">Power and ground pins</a> <ul style="list-style-type: none"> <li>• Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>• Updated footnote '<math>V_{DD}</math> and <math>V_{DDA}</math> must be shorted ...'</li> </ul> </li> <li>• In <a href="#">Power mode transition operating behaviors</a> :</li> </ul>

*Table continues on the next page...*