



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, Ethernet, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	89
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b SAR; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LFBGA
Supplier Device Package	100-MAPBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148ujt0vmht

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Communications interfaces
 - Up to three Low Power Universal Asynchronous Receiver/Transmitter (LPUART/LIN) modules with DMA support and low power availability
 - Up to three Low Power Serial Peripheral Interface (LPSPI) modules with DMA support and low power availability
 - Up to two Low Power Inter-Integrated Circuit (LPI2C) modules with DMA support and low power availability
 - Up to three FlexCAN modules (with optional CAN-FD support)
 - FlexIO module for emulation of communication protocols and peripherals (UART, I2C, SPI, I2S, LIN, PWM, etc).
 - Up to one 10/100Mbps Ethernet with IEEE1588 support and two Synchronous Audio Interface (SAI) modules.
- Safety and Security
 - Cryptographic Services Engine (CSEc) implements a comprehensive set of cryptographic functions as described in the SHE (Secure Hardware Extension) Functional Specification. Note: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
 - 128-bit Unique Identification (ID) number
 - Error-Correcting Code (ECC) on flash and SRAM memories
 - System Memory Protection Unit (System MPU)
 - Cyclic Redundancy Check (CRC) module
 - Internal watchdog (WDOG)
 - External Watchdog monitor (EWM) module
- Timing and control
 - Up to eight independent 16-bit FlexTimers (FTM) modules, offering up to 64 standard channels (IC/OC/PWM)
 - One 16-bit Low Power Timer (LPTMR) with flexible wake up control
 - Two Programmable Delay Blocks (PDB) with flexible trigger system
 - One 32-bit Low Power Interrupt Timer (LPIT) with 4 channels
 - 32-bit Real Time Counter (RTC)
- Package
 - 32-pin QFN, 48-pin LQFP, 64-pin LQFP, 100-pin LQFP, 100-pin MAPBGA, 144-pin LQFP, 176-pin LQFP package options
- 16 channel DMA with up to 63 request sources using DMAMUX

Feature comparison

Description Input Multiplexing sheet(s) attached with Reference Manual.

		S32I	K11x		S32I	K14x		
	Parameter	K116	K118	K142	K144	K146	K148	
	Core	Arn	n [®] Cortex™-M0+		Arr	n [®] Cortex [™] -M4F		
	Frequency	48 1	ИНz	80 MH	z (RUN mode) or 1	12 MHz (HSRUN	mode)1	
	IEEE-754 FPU	()	•				
	Cryptographic Services Engine (CSEc) ¹	•	•	•				
	CRC module	1	x		1	х		
	ISO 26262	capable up	to ASIL-B		capable up	o to ASIL-B		
	Peripheral speed	up to 4	8 MHz		up to 112 MI	Hz (HSRUN)		
	Crossbar		•			•		
E	DMA		•			•		
yste	External Watchdog Monitor (EWM)		D .			•		
Ś	Memory Protection Unit (MPU)		•			•		
	FIRC CMU		•			0		
	Watchdog	1	x		1	x		
	Low power modes	•				•		
	HSRUN mode1	(>			•		
	Number of I/Os	up to 43	up to 58	up t	o 89	up to 128	up to 156	
	Single supply voltage	2.7 -	5.5 V		2.7 -	5.5 V		
	Ambient Operation Temperature (Ta)	-40°C to +105	₀C / +125∘C		-40°C to +105	5∘C / +125∘C		
	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB ²	
	Error Correcting Code (ECC)		•			•		
_	System RAM (including FlexRAM and MTB)	17 KB 25 KB		32 KB	64 KB	128 KB	256 KB	
Lou	FlexRAM (also available as system RAM)	21	KB		4	KB		
Men	Cache	()		4	KB		
	EEPROM emulated by FlexRAM ¹	2 KB (up to 3	2 KB D-Flash)	4 KE	See footnote 3			
	External memory interface		>		0		QuadSPI incl. HyperBus™	
	Low Power Interrupt Timer (LPIT)	1	x		1	x		
л.	FlexTimer (16-bit counter) 8 channels	2x	(16)	4x	(32)	6x (48)	8x (64)	
Ē	Low Power Timer (LPTMR)	1	x		1	x		
	Real Time Counter (RTC)	1	x		1	x		
	Programmable Delay Block (PDB)	1	x		2	x		
og	Trigger mux (TRGMUX)	1x (43)	1x (45)	1x	(64)	1x (73)	1x (81)	
Anal	12-bit SAR ADC (1 Msps each)	1x (13)	1x (16)	2x	(16)	2x (24)	2x (32)	
<u> </u>	Comparator with 8-bit DAC	1	x		1	x		
	10/100 Mbps IEEE-1588 Ethernet MAC	()		0		1x	
Б	Serial Audio Interface (AC97, TDM, I2S)	(0		2x	
nicati	Low Power UART/LIN (LPUART) (Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602)	2	x	2x		Зх		
Ē	Low Power SPI (LPSPI)	1x	2x	2x		Зx		
mo C	Low Power I2C (LPI2C)	1	x		1x		2x	
Ŭ	FlexCAN (CAN-FD ISO/CD 11898-1)	1 (1x wi	x th FD)	2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)	
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1	x	1x				
DEs	Debug & trace	SWD, MTB (I KB), JTAG ⁴	SWD, JTAG (ITM, SWV, SWO)		SWO)	SWD, JTAG (ITM, SWV, SWO), ETM	
=	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Si IAR, GHS, Arm®, L	udio (GCC) + SDK, auterbach, iSystems	N IA	IXP S32 Design Si AR, GHS, Arm®, Li	tudio (GCC) + SDł auterbach, iSysten	۲, ns	
Other	Packages ⁵	32-pin QFN 48-pin LQFP	48-pin LQFP 64-pin LQFP	64-pin LQFP 100-pin LQFP	64-pin LQFP 100-pin LQFP 100-pin MAPBGA	64-pin LQFP 100-pin MAPBGA 100-pin LQFP 144-pin LQFP	100-pin MAPBGA 144-pin LQFP 176-pin LQFP	

LEGEND:

• Not implemented

Available on the device 1 No write or erase access to Flash module, including Security (CSEc) and EEPROM commands, are allowed when device is running at HSRUN mode (112MHz) or VLPR mode.

2 Available when EEEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash.

3 4 KB (up to 512 KB D-Flash as a part of 2 MB Flash). Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details.

4 Only for Boundary Scan Register
5 See Dimensions section for package drawings

Figure 3. S32K1xx product series comparison

The following table shows the power consumption targets for S32K148 in various mode of operations measure at 3.3 V.

Chip/Device	Ambient		RUN@80	MHz (mA)	HSRUN@112 MHz (mA) ¹				
	Temperature (°C)		Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI	Peripherals enabled + QSPI	Peripherals enabled + ENET + SAI			
S32K148	25	Тур	67.3	79.1	89.8	105.5			
	85	Тур	67.4	79.2	95.6	105.9			
						Max	82.5	88.2	109.7
	105	Тур	68.0	79.8	96.6	106.7			
		Max	80.3	89.1	109.0	119.0			
	125	Max	83.5	94.7	N	IA			

Table 9.Power consumption at 3.3 V

1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	- 4000	4000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model				2
	All pins except the corner pins	- 500	500	V	
	Corner pins only	- 750	750	V	
I _{LAT}	Latch-up current at ambient temperature of 125 °C	- 100	100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

- 5. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144_IO_Signal_Description_Input_Multiplexing.xlsx* attached with the *Reference Manual*.
- 6. Measured at input $V = V_{SS}$
- 7. Measured at input $V = V_{DD}$

Symbol	DSE	Rise ti	me (nS) ¹	Fall tim	ne (nS) ¹	Capacitance (pF) ²
		Min.	Max.	Min.	Max.	
tRF _{GPIO}	NA	3.2	14.5	3.4	15.7	25
		5.7	23.7	6.0	26.2	50
		20.0	80.0	20.8	88.4	200
tRF _{GPIO-HD}	0	3.2	14.5	3.4	15.7	25
		5.7	23.7	6.0	26.2	50
		20.0	80.0	20.8	88.4	200
	1	1.5	5.8	1.7	6.1	25
		2.4	8.0	2.6	8.3	50
		6.3	22.0	6.0	23.8	200
tRF _{GPIO-FAST}	0	0.6	2.8	0.5	2.8	25
		3.0	7.1	2.6	7.5	50
		12.0	27.0	10.3	26.8	200
	1	0.4	1.3	0.38	1.3	25
		1.5	3.8	1.4	3.9	50
		7.4	14.9	7.0	15.3	200

5.5 AC electrical specifications at 3.3 V range

 Table 13. AC electrical specifications at 3.3 V Range

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.

2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

5.6 AC electrical specifications at 5 V range

Symbol	DSE	Rise time (nS) ¹		Fall time (nS) ¹		Capacitance (pF) ²
		Min.	Max .	Min.	Max.	
tRF _{GPIO}	NA	2.8	9.4	2.9	10.7	25
		5.0	15.7	5.1	17.4	50
		17.3	54.8	17.6	59.7	200
tRF _{GPIO-HD}	0	2.8	9.4	2.9	10.7	25
		5.0	15.7	5.1	17.4	50

Table 14. AC electrical specifications at 5 V Range

Table continues on the next page...

S32K1xx Data Sheet, Rev. 8, 06/2018

Table 16. Device clock specifications 1 (continue

Symbol	Description	Min.	Max.	Unit
f _{FLASH}	Flash clock	—	24	MHz
	Normal run mode (S32K14x series)	3		
f _{SYS}	System and core clock	—	80	MHz
f _{BUS}	Bus clock	—	40 ⁴	MHz
f _{FLASH}	Flash clock	—	26.67	MHz
	VLPR mode ⁵			•
f _{SYS}	System and core clock	—	4	MHz
f _{BUS}	Bus clock	—	4	MHz
f _{FLASH}	Flash clock	—	1	MHz
f _{ERCLK}	External reference clock		16	MHz

1. Refer to the section Feature comparison for the availability of modes and other specifications.

- 2. Only available on some devices. See section Feature comparison.
- 3. With SPLL as system clock source.
- 4. 48 MHz when f_{SYS} is 48 MHz

5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

6 Peripheral operating requirements and behaviors

6.1 System modules

There are no electrical specifications necessary for the device's system modules.

6.2 Clock interface modules

6.2.1 External System Oscillator electrical specifications

6.2.4 Low Power Oscillator (LPO) electrical specifications Table 21. Low Power Oscillator (LPO) electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{LPO}	Internal low power oscillator frequency	113	128	139	kHz
T _{startup}	Startup Time	—		20	μs

6.2.5 SPLL electrical specifications

Table 22. SPLL electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{SPLL_REF} ¹	PLL Reference Frequency Range	8	—	16	MHz
F _{SPLL_Input} ²	PLL Input Frequency	8	—	40	MHz
F _{VCO_CLK}	VCO output frequency	180	—	320	MHz
F _{SPLL_CLK}	PLL output frequency	90	—	160	MHz
J _{CYC_SPLL}	PLL Period Jitter (RMS) ³				
	at F _{VCO_CLK} 180 MHz	_	120	_	ps
	at F _{VCO_CLK} 320 MHz	—	75	_	ps
J _{ACC_SPLL}	PLL accumulated jitter over 1µs (RMS) ³				
	at F _{VCO_CLK} 180 MHz	_	1350	_	ps
	at F _{VCO_CLK} 320 MHz	—	600	—	ps
D _{UNL}	Lock exit frequency tolerance	± 4.47	—	± 5.97	%
T _{SPLL_LOCK}	Lock detector detection time ⁴	_		150 × 10 ⁻⁶ + 1075(1/F _{SPLL_REF})	S

1. F_{SPLL_REF} is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG register of Reference Manual.

 F_{SPLL_Input} is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.

3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary

4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.

6.3 Memory and memory interfaces

6.3.1 Flash memory module (FTFC) electrical specifications

This section describes the electrical characteristics of the flash memory module.

Symbol	Description ¹		S32	K142	S3	2K144	S32	K146	S32	K148		
			Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit	Notes
	setting (32-bit write complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550	200	550	200	550		
t _{quickwr} Clnup	Quick Write Cleanup execution time		—	(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0		(# of Quick Writes) * 2.0	ms	7

Table 23. Flash command timing specifications for S32K14x (continued)

- 1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2× the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

Table 24. Flash command timing specifications for S32K11x

Symbol	Descripti	on ¹	S32	K116	Sa	32K118		_
			Тур	Max	Тур	Max	Unit	Notes
t _{rd1blk}	Read 1 Block execution	32 KB flash	—	0.36	-	0.36	ms	
	time	64 KB flash	—	—	—	—		
		128 KB flash	—	1.2	—	—		
		256 KB flash	—	_	—	2		
		512 KB flash	—	—	—	—		
t _{rd1sec}	Read 1 Section	2 KB flash	—	75	—	75	μs	
	execution time	4 KB flash	—	100	—	100		
t _{pgmchk}	Program Check execution time	—	_	100	_	100	μs	
t _{pgm8}	Program Phrase execution time	—	90	225	90	225	μs	
t _{ersblk}	Erase Flash Block	32 KB flash	15	300	15	300	ms	2
	execution time	64 KB flash	—	—	—	—		
		128 KB flash	120	1100	—	—		
		256 KB flash	—	_	250	2125		
		512 KB flash	_	_	_	_]	

Table continues on the next page ...

Symbol	Description	on ¹	S32	K116	S3	2K118		
			Тур	Max	Тур	Max	Unit	Notes
t _{eewr32b}	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	μs	3,4
		48 KB EEPROM backup	_	_	_	—		
		64 KB EEPROM backup	-	-	_	_		
t _{quickwr} 32-bit execu from 0 the wi setting compl 32-bit	32-bit Quick Write	1st 32-bit write	200	550	200	550	μs	4.2.6
	execution time: Time from CCIF clearing (start the write) until CCIF	2nd through Next to Last (Nth-1) 32-bit write	150	550	150	550	-	
	complete, ready for next 32-bit write)	Last (Nth) 32-bit write (time for write only, not cleanup)	200	550	200	550		
t _{quickwrClnup}	Quick Write Cleanup execution time		_	(# of Quick Writes) * 2.0	_	(# of Quick Writes) * 2.0	ms	7

Table 24. Flash command timing specifications for S32K11x (continued)

- 1. All command times assume 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.
- For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
- 4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
- 5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
- 6. Quick Write times may take up to 550 µs, as additional cleanup may occur when crossing sector boundaries.
- 7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

6.3.1.2 Reliability specifications

Table 25. NVM reliability specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	When using as Program	and Data	Flash	-		-
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	—	—	years	1
n _{nvmcycp}	Cycling endurance	1 K		_	cycles	2, 3

Table continues on the next page...

S32K1xx Data Sheet, Rev. 8, 06/2018



Figure 9. QuadSPI input timing (SDR mode) diagram



Figure 10. QuadSPI output timing (SDR mode) diagram



TIS-Setup Time TIH-Hold Time

Figure 11. QuadSPI input timing (HyperRAM mode) diagram

Symbol	Description	Min.	Тур.	Max.	Unit
	Analog comparator hysteresis, Hyst2, Low-speed mode				
	-40 - 125 °C	_	23	80	
V _{HYST3}	Analog comparator hysteresis, Hyst3, High-speed mode				mV
	-40 - 125 °C	_	46	200	
	Analog comparator hysteresis, Hyst3, Low-speed mode				
	-40 - 125 °C	_	32	120	
I _{DAC8b}	8-bit DAC current adder (enabled)				
	3.3V Reference Voltage	_	6	9	μA
	5V Reference Voltage	_	10	16	μA
INL ⁵	8-bit DAC integral non-linearity	-0.75	—	0.75	LSB ⁶
DNL	8-bit DAC differential non-linearity	-0.5	—	0.5	LSB ⁶
t _{DDAC}	Initialization and switching settling time	_	—	30	μs

Table 31. Comparator with 8-bit DAC electrical specifications (continued)

1. Difference at input > 200mV

2. Applied \pm (100 mV + V_{HYST0/1/2/3}+ max. of V_{AIO}) around switch point.

3. Applied ± (30 mV + 2 × $V_{HYST0/1/2/3}$ + max. of V_{AIO}) around switch point.

4. Applied \pm (100 mV + V_{HYST0/1/2/3}).

5. Calculation method used: Linear Regression Least Square Method

6. 1 LSB = $V_{reference}/256$

NOTE

For comparator IN signals adjacent to V_{DD}/V_{SS} or XTAL/ EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).

Table 32. LPSPI electrical specifications1 (continued)

Num	Symbol	Description	Conditions	Run Mode ²			HSRUN Mode ²			VLPR Mode				Unit		
				5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	5.0	V IO	3.3 \	/ 10	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
			Master Loopback(slow) 6	-		-		-		-		-		-		

- 1. Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.
- 2. While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz.
- 3. f_{periph} = LPSPI peripheral clock
- 4. $t_{periph} = 1/f_{periph}$
- 5. Master Loopback mode In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1. Clock pads used are PTD15 and PTE0. Applicable only for LPSPI0.
- 6. Master Loopback (slow) In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1. Clock pad used is PTB2. Applicable only for LPSPI0.
- 7. This is the maximum operating frequency (f_{op}) for LPSPI0 with medium PAD type only. Otherwise, the maximum operating frequency (f_{op}) is 12 Mhz.
- 8. Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where PCSSCK ranges from 0 to 255.
- 9. Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where SCKPCS ranges from 0 to 255.
- 10. While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
- 11. Maximum operating frequency (fop) is 12 MHz irrespective of PAD type and LPSPI instance.
- 12. Applicable for LPSPI0 only with medium PAD type, with maximum operating frequency (f_{op}) as 14 MHz.

S32K1xx

Data

Sheet,

Rev.

,œ

06/2018

Communication modules



Figure 21. LPSPI slave mode timing (CPHA = 1)

6.5.3 LPI2C electrical specifications

See General AC specifications for LPI2C specifications.

For supported baud rate see section 'Chip-specific LPI2C information' of the *Reference Manual*.

6.5.4 FlexCAN electical specifications

For supported baud rate, see section 'Protocol timing' of the Reference Manual.

6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S1	SAI_MCLK cycle time	40		ns
S2	SAI_MCLK pulse width high/low	45%	55%	MCLK period
S3	SAI_BCLK cycle time	80		ns
S4	SAI_BCLK pulse width high/low	45%	55%	BCLK period
S5	SAI_RXD input setup before SAI_BCLK	28	_	ns
S6	SAI_RXD input hold after SAI_BCLK	0	_	ns
S7	SAI_BCLK to SAI_TXD output valid	_	8	ns
S8	SAI_BCLK to SAI_TXD output invalid	-2	—	ns
S9	SAI_FS input setup before SAI_BCLK	28	_	ns
S10	S10 SAI_FS input hold after SAI_BCLK		_	ns
S11	SAI_BCLK to SAI_FS output valid	—	8	ns
S12	SAI_BCLK to SAI_FS output invalid	-2		ns

Debug modules

Symbol	Description	Min.	Max.	Unit
MDC1	MDC pulse width high	40%	60%	MDC period
MDC2	MDC pulse width low	40%	60%	MDC period
MDC3	MDIO (input) to MDC rising edge setup	25	—	ns
MDC4	MDIO (input) to MDC rising edge hold	0	—	ns
MDC5	MDC falling edge to MDIO output valid (maximum propagation delay)		25	ns
MDC6	MDC falling edge to MDIO output invalid (minimum propagation delay)	-10		ns







6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

6.6 Debug modules

6.6.1 SWD electrical specofications

Symbol	Description		Run	Mode			HSRU	N Mode			VLPR	Mode		Unit
		5.0	V IO	3.3 \	/ 10	5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	1
		Min.	Max.	1										
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz
S2	SWD_CLK cycle period	1/S1	-	ns										
S3	SWD_CLK clock pulse width	S2/2 - 5	S2/2 + 5	ns										
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns

Table 38. SWD electrical specifications



Figure 32. Test clock input timing



Figure 33. Boundary scan (JTAG) timing

Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package

Rating	Conditions	Symbol	Package			Val	ues			Unit
				S32K116	S32K118	S32K142	S32K144	S32K146	S32K148	
Thermal resistance, Junction to Ambient	Single layer board (1s)	R _{θJA}	32	93	NA	NA	NA	NA	NA	°C/W
(Natural Convection) ^{1, 2}			48	79	71	NA	NA	NA	NA	
			64	NA	62	61	61	59	NA	
			100	NA	NA	53	52	51	NA	
			144	NA	NA	NA	NA	51	44	
			176	NA	NA	NA	NA	NA	42	
Thermal resistance, Junction to Ambient	Two layer	R _{θJA}	32	50	NA	NA	NA	NA	NA	
(Natural Convection) ¹	board (1s1p)		48	58	50	NA	NA	NA	NA	
			64	NA	46	45	45	44	NA	
			100	NA	NA	42	42	40	NA	
			144	NA	NA	NA	NA	44	37	
			176	NA	NA	NA	NA	NA	36	
Thermal resistance, Junction to Ambient	Four layer board (2s2p)	R _{θJA}	32	32	NA	NA	NA	NA	NA	
(Natural Convection) ^{1, 2}			48	55	47	NA	NA	NA	NA	
			64	NA	44	43	43	41	NA	-
			100	NA	NA	40	40	39	NA	
			144	NA	NA	NA	NA	42	36	
			176	NA	NA	NA	NA	NA	35	
Thermal resistance, Junction to Ambient	Single layer	R _{θJMA}	32	77	NA	NA	NA	NA	NA	
(@200 ft/min) ^{1, 3}	board (1s)		48	66	58	NA	NA	NA	NA	
			64	NA	50	49	49	48	NA	
			100	NA	NA	43	42	41	NA	
			144	NA	NA	NA	NA	42	36	
			176	NA	NA	NA	NA	NA	34	
Thermal resistance, Junction to Ambient	Two layer	R _{0JMA}	32	43	NA	NA	NA	NA	NA	
(@200 ft/min)'	board (1s1p)	-	48	51	43	NA	NA	NA	NA	
			64	NA	39	38	38	37	NA	
			100	NA	NA	35	35	34	NA	

Table continues on the next page...

69

Rev. No.	Date	Substantial Changes
		 Updated note 'All the limits defined' Updated parameter 'I_{INJPAD_DC_ABS},' 'VIN_DC', I_{INJSUM_DC_ABS}. In Table 2, Updated parameter I_{INJPAD_DC_OP} and I_{INJSUM_DC_OP}. In Table 5, updated TBDs for V_{LVR_HYST}, V_{LVD_HYST}, and v_{LVW_HYST} In Power mode transition operating behaviors, Added VLPR → VLPS Added VLPS → VLPR Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup In Table 7, updated the specifications for S32K144. Updated the attachment S32K1xx_Power_Modes _Configuration.xlsx. In Table 15, removed C_{IN_A}. In Table 17, Updated specificatins for g_{mXOSC}. Removed I_{DDSIRC} In Table 19, Added parameter ΔF125. Removed I_{DDFIRC} In Table 21, removed I_{LPO} Updated TBDs for I_{DDA_ADC} and TUE in Table 28 Updated TBDs for I_{DDA_ADC} and TUE in Table 29 In section: QuadSPI AC specifications, updated Table 27. In section: CMP with 8-bit DAC electrical specifications, added note 'For comparator IN's additional context of the sectification in the settion: GuadSPI additional context of the setting conditions, added note 'For comparator IN's ginals adjacent'
5	06 Dec 2017	 Removed S32K148 from 'Caution' Updated figure: S32K1xx product series comparison for 'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote) Added support for LIN protocol version 2.2 A In Absolute maximum ratings : Added note 'Unless otherwise ' Added parameter 'Added note 'T_{ramp_MCU}' Updated footnote for 'T_{ramp}' In Voltage and current operating requirements : Added footnote 'V_{DD} and V_{DDA} must be shorted ' against parameter 'V_{DD}- V_{DDA}' Updated footnote 'V_{DD} and V_{DDA} must be shorted' In Power and ground pins Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams. Updated footnote 'V_{DD} and V_{DDA} must be shorted'

Table 43. Revision History (continued)

Table continues on the next page ...

Table 43.	Revision	History
-----------	----------	---------

Rev. No.	Date	Substantial Changes
		 Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x
		- FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources
		disabled'
		Updated numbers for: A VLPP - VLPP
		 VLFN → VLFS V/LPS → V/LPB
		'BLIN → Compute operation'
		 BUN → VLPS
		RUN → VLPR
		In Power consumption :
		 Updated specs for S32K142, S32K144, and S32K148
		 Updated footnote 'Typical current numbers are indicative'
		 Updated footnote 'The S32K148 data'
		Removed footnote 'Above S32K148 data is preliminary targets only'
		Added new table 'Power consumption at 3.3 V'
		Indeneral AC specifications : Indeted may value and footnote of WERST
		Undated symbol for not filtered pulse to 'WNERST' undated min value
		removed max, value, and added footnote
		Fixed naming conventions to align with DS in DC electrical specifications at
		3.3 V Range and DC electrical specifications at 5.0 V Range
		 Updated specs for AC electrical specifications at 3.3 V range and AC
		electrical specifications at 5 V range
		In Device clock specifications :
		Updated f _{BUS} to 48 for 11x
		Added foothote to f _{BUS} for 14x
		In External System Oscillator frequency specifications : Added space for S32K11y
		Updated 'the exter' for \$32K14x
		 Added footnote 'Frequecies below ' to 'fec extal ' and 'tdc extal '
		 Splitted Flash timing specifications — commands for S32K14x and S32K11x
		 Updated Flash timing specifications — commands for S32K14x
		In Reliability specifications :
		 Added footnote 'Data retention period ' for 'tnvmretp1k' and
		'Invmretee'
		In OuadSPLAC specifications:
		Updated 'MCB[SCI KCEG[5]]' value to 0
		Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback
		value to 1.6
		 Updated 'Data Input Setup Time' DDR External DQS min. value to 2
		 Updated 'Data Input Hold Time' DDR External DQS min. value to 20
		Upadted figure 'QuadSPI output timing (SDR mode) diagram' and
		'QuadSPI input timing (HyperHAM mode) diagram'
		In 12-bit ADC electrical characteristics : Added note 'On reduced bin packages where '
		Bemoved max, value of 'look app'
		Added note 'Due to triple '
		• In 12-bit ADC operating conditions, removed parameter ' ΔV_{DDA} '
		In CMP with 8-bit DAC electrical specifications :
		 Updated Typ. and Max. values of 'I_{DDLS}'
		Upadted Typ. value of 't _{DHSB} '
		 Updated Typ. value of 'V_{HYST1}', 'V_{HYST2}', and 'V_{HYST3}'
		In LPSPI electrical specifications :
		• Updated Tperiph and Top', and TSPSCK

Table continues on the next page...

S32K1xx Data Sheet, Rev. 8, 06/2018

Rev. No.	Date	Substantial Changes
		 Fixed the typo in R_{SW1} In LPSPI electrical specifications : Updated t_{Lead} and t_{Lag} Added footnote in Figure: LPSPI slave mode timing (CPHA = 0) and Figure: LPSPI slave mode timing (CPHA = 1) In Thermal characteristics : Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package Deleted specs for R_{0JC} for 32 QFN package Added 'R_{0JCBottom}'
8	18 June 2018	 In attachement 'S32K1xx_Power_Modes _Configuration': Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash. Removed S32K116 from Notes In figure: S32K1xx product series comparison :