




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                          |
| Core Processor             | ARM® Cortex®-M4F                                                                                                                                                |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 112MHz                                                                                                                                                          |
| Connectivity               | CANbus, Ethernet, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                             |
| Peripherals                | I <sup>2</sup> S, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 89                                                                                                                                                              |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | 4K x 8                                                                                                                                                          |
| RAM Size                   | 256K x 8                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V                                                                                                                                                     |
| Data Converters            | A/D 32x12b SAR; D/A 1x8b                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 100-LFBGA                                                                                                                                                       |
| Supplier Device Package    | 100-MAPBGA (11x11)                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148ujt0vmht">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148ujt0vmht</a> |

- Communications interfaces
  - Up to three Low Power Universal Asynchronous Receiver/Transmitter (LPUART/LIN) modules with DMA support and low power availability
  - Up to three Low Power Serial Peripheral Interface (LPSPI) modules with DMA support and low power availability
  - Up to two Low Power Inter-Integrated Circuit (LPI2C) modules with DMA support and low power availability
  - Up to three FlexCAN modules (with optional CAN-FD support)
  - FlexIO module for emulation of communication protocols and peripherals (UART, I2C, SPI, I2S, LIN, PWM, etc).
  - Up to one 10/100Mbps Ethernet with IEEE1588 support and two Synchronous Audio Interface (SAI) modules.
- Safety and Security
  - Cryptographic Services Engine (CSEc) implements a comprehensive set of cryptographic functions as described in the SHE (Secure Hardware Extension) Functional Specification. Note: CSEc (Security) or EEPROM writes/erase will trigger error flags in HSRUN mode (112 MHz) because this use case is not allowed to execute simultaneously. The device will need to switch to RUN mode (80 MHz) to execute CSEc (Security) or EEPROM writes/erase.
  - 128-bit Unique Identification (ID) number
  - Error-Correcting Code (ECC) on flash and SRAM memories
  - System Memory Protection Unit (System MPU)
  - Cyclic Redundancy Check (CRC) module
  - Internal watchdog (WDOG)
  - External Watchdog monitor (EWM) module
- Timing and control
  - Up to eight independent 16-bit FlexTimers (FTM) modules, offering up to 64 standard channels (IC/OC/PWM)
  - One 16-bit Low Power Timer (LPTMR) with flexible wake up control
  - Two Programmable Delay Blocks (PDB) with flexible trigger system
  - One 32-bit Low Power Interrupt Timer (LPIT) with 4 channels
  - 32-bit Real Time Counter (RTC)
- Package
  - 32-pin QFN, 48-pin LQFP, 64-pin LQFP, 100-pin LQFP, 100-pin MAPBGA, 144-pin LQFP, 176-pin LQFP package options
- 16 channel DMA with up to 63 request sources using DMAMUX

*Description Input Multiplexing sheet(s) attached with Reference Manual.*

|               | Parameter                                                                                          | S32K11x                                                                 |                            | S32K14x                                                                 |                                               |                                                               |                                                |
|---------------|----------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|----------------------------|-------------------------------------------------------------------------|-----------------------------------------------|---------------------------------------------------------------|------------------------------------------------|
|               |                                                                                                    | K116                                                                    | K118                       | K142                                                                    | K144                                          | K146                                                          | K148                                           |
| System        | Core                                                                                               | Arm® Cortex™-M0+                                                        |                            | Arm® Cortex™-M4F                                                        |                                               |                                                               |                                                |
|               | Frequency                                                                                          | 48 MHz                                                                  |                            | 80 MHz (RUN mode) or 112 MHz (HSRUN mode) <sup>1</sup>                  |                                               |                                                               |                                                |
|               | IEEE-754 FPU                                                                                       | ○                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | Cryptographic Services Engine (CSEc) <sup>1</sup>                                                  | ●                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | CRC module                                                                                         | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
|               | ISO 26262                                                                                          | capable up to ASIL-B                                                    |                            | capable up to ASIL-B                                                    |                                               |                                                               |                                                |
|               | Peripheral speed                                                                                   | up to 48 MHz                                                            |                            | up to 112 MHz (HSRUN)                                                   |                                               |                                                               |                                                |
|               | Crossbar                                                                                           | ●                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | DMA                                                                                                | ●                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | External Watchdog Monitor (EWM)                                                                    | ○                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | Memory Protection Unit (MPU)                                                                       | ●                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | FIRC CMU                                                                                           | ●                                                                       |                            | ○                                                                       |                                               |                                                               |                                                |
|               | Watchdog                                                                                           | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
|               | Low power modes                                                                                    | ●                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | HSRUN mode <sup>1</sup>                                                                            | ○                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | Number of I/Os                                                                                     | up to 43                                                                | up to 58                   | up to 89                                                                | up to 128                                     | up to 156                                                     |                                                |
|               | Single supply voltage                                                                              | 2.7 - 5.5 V                                                             |                            | 2.7 - 5.5 V                                                             |                                               |                                                               |                                                |
|               | Ambient Operation Temperature (T <sub>A</sub> )                                                    | -40°C to +105°C / +125°C                                                |                            | -40°C to +105°C / +125°C                                                |                                               |                                                               |                                                |
| Memory        | Flash                                                                                              | 128 KB                                                                  | 256 KB                     | 256 KB                                                                  | 512 KB                                        | 1 MB                                                          | 2 MB <sup>2</sup>                              |
|               | Error Correcting Code (ECC)                                                                        | ●                                                                       |                            | ●                                                                       |                                               |                                                               |                                                |
|               | System RAM (including FlexRAM and MTB)                                                             | 17 KB                                                                   | 25 KB                      | 32 KB                                                                   | 64 KB                                         | 128 KB                                                        | 256 KB                                         |
|               | FlexRAM (also available as system RAM)                                                             | 2 KB                                                                    |                            | 4 KB                                                                    |                                               |                                                               |                                                |
|               | Cache                                                                                              | ○                                                                       |                            | 4 KB                                                                    |                                               |                                                               |                                                |
|               | EEPROM emulated by FlexRAM <sup>1</sup>                                                            | 2 KB (up to 32 KB D-Flash)                                              |                            | 4 KB (up to 64 KB D-Flash)                                              |                                               |                                                               | See footnote 3                                 |
|               | External memory interface                                                                          | ○                                                                       |                            | ○                                                                       |                                               |                                                               | QuadSPI incl. HyperBus™                        |
| Timer         | Low Power Interrupt Timer (LPIT)                                                                   | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
|               | FlexTimer (16-bit counter) 8 channels                                                              | 2x (16)                                                                 |                            | 4x (32)                                                                 |                                               | 6x (48)                                                       | 8x (64)                                        |
|               | Low Power Timer (LPTMR)                                                                            | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
|               | Real Time Counter (RTC)                                                                            | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
|               | Programmable Delay Block (PDB)                                                                     | 1x                                                                      |                            | 2x                                                                      |                                               |                                                               |                                                |
| Analog        | Trigger mux (TRGMUX)                                                                               | 1x (43)                                                                 | 1x (45)                    | 1x (64)                                                                 |                                               | 1x (73)                                                       | 1x (81)                                        |
|               | 12-bit SAR ADC (1 Msps each)                                                                       | 1x (13)                                                                 | 1x (16)                    | 2x (16)                                                                 |                                               | 2x (24)                                                       | 2x (32)                                        |
|               | Comparator with 8-bit DAC                                                                          | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
| Communication | 10/100 Mbps IEEE-1588 Ethernet MAC                                                                 | ○                                                                       |                            | ○                                                                       |                                               |                                                               | 1x                                             |
|               | Serial Audio Interface (AC97, TDM, I2S)                                                            | ○                                                                       |                            | ○                                                                       |                                               |                                                               | 2x                                             |
|               | Low Power UART/LIN (LPUART)<br>(Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602) | 2x                                                                      |                            | 2x                                                                      | 3x                                            |                                                               |                                                |
|               | Low Power SPI (LPSPPI)                                                                             | 1x                                                                      | 2x                         | 2x                                                                      | 3x                                            |                                                               |                                                |
|               | Low Power I2C (LPI2C)                                                                              | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               | 2x                                             |
|               | FlexCAN (CAN-FD ISO/CD 11898-1)                                                                    | 1x<br>(1x with FD)                                                      |                            | 2x<br>(1x with FD)                                                      | 3x<br>(1x with FD)                            | 3x<br>(2x with FD)                                            | 3x<br>(3x with FD)                             |
|               | FlexIO (8 pins configurable as UART, SPI, I2C, I2S)                                                | 1x                                                                      |                            | 1x                                                                      |                                               |                                                               |                                                |
| IDEs          | Debug & trace                                                                                      | SWD, MTB (1 KB), JTAG <sup>4</sup>                                      |                            | SWD, JTAG (ITM, SWV, SWO)                                               |                                               |                                                               | SWD, JTAG (ITM, SWV, SWO), ETM                 |
|               | Ecosystem (IDE, compiler, debugger)                                                                | NXP S32 Design Studio (GCC) + SDK, IAR, GHS, Arm®, Lauterbach, iSystems |                            | NXP S32 Design Studio (GCC) + SDK, IAR, GHS, Arm®, Lauterbach, iSystems |                                               |                                                               |                                                |
| Other         | Packages <sup>5</sup>                                                                              | 32-pin QFN<br>48-pin LQFP                                               | 48-pin LQFP<br>64-pin LQFP | 64-pin LQFP<br>100-pin LQFP                                             | 64-pin LQFP<br>100-pin LQFP<br>100-pin MAPBGA | 64-pin LQFP<br>100-pin MAPBGA<br>100-pin LQFP<br>144-pin LQFP | 100-pin MAPBGA<br>144-pin LQFP<br>176-pin LQFP |

## LEGEND:

○ Not implemented

● Available on the device

1 No write or erase access to Flash module, including Security (CSEc) and EEPROM commands, are allowed when device is running at HSRUN mode (112MHz) or VLPR mode.

2 Available when EEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash.

3 4 KB (up to 512 KB D-Flash as a part of 2 MB Flash). Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details.

4 Only for Boundary Scan Register

5 See Dimensions section for package drawings

**Figure 3. S32K1xx product series comparison**

The following table shows the power consumption targets for S32K148 in various mode of operations measure at 3.3 V.

**Table 9. Power consumption at 3.3 V**

| Chip/Device | Ambient Temperature (°C) |     | RUN@80 MHz (mA)            |                                  | HSRUN@112 MHz (mA) <sup>1</sup> |                                  |
|-------------|--------------------------|-----|----------------------------|----------------------------------|---------------------------------|----------------------------------|
|             |                          |     | Peripherals enabled + QSPI | Peripherals enabled + ENET + SAI | Peripherals enabled + QSPI      | Peripherals enabled + ENET + SAI |
| S32K148     | 25                       | Typ | 67.3                       | 79.1                             | 89.8                            | 105.5                            |
|             | 85                       | Typ | 67.4                       | 79.2                             | 95.6                            | 105.9                            |
|             |                          | Max | 82.5                       | 88.2                             | 109.7                           | 117.4                            |
|             | 105                      | Typ | 68.0                       | 79.8                             | 96.6                            | 106.7                            |
|             |                          | Max | 80.3                       | 89.1                             | 109.0                           | 119.0                            |
|             | 125                      | Max | 83.5                       | 94.7                             | NA                              |                                  |

1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

## 4.8 ESD handling ratings

| Symbol           | Description                                           | Min.   | Max. | Unit | Notes |
|------------------|-------------------------------------------------------|--------|------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | – 4000 | 4000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model |        |      |      | 2     |
|                  | All pins except the corner pins                       | – 500  | 500  | V    |       |
|                  | Corner pins only                                      | – 750  | 750  | V    |       |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 125 °C     | – 100  | 100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

## 4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

5. Several I/O have both high drive and normal drive capability selected by the associated Portx\_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144\_IO\_Signal\_Description\_Input\_Multiplexing.xlsx* attached with the *Reference Manual*.
6. Measured at input  $V = V_{SS}$
7. Measured at input  $V = V_{DD}$

## 5.5 AC electrical specifications at 3.3 V range

**Table 13. AC electrical specifications at 3.3 V Range**

| Symbol                   | DSE | Rise time (nS) <sup>1</sup> |      | Fall time (nS) <sup>1</sup> |      | Capacitance (pF) <sup>2</sup> |
|--------------------------|-----|-----------------------------|------|-----------------------------|------|-------------------------------|
|                          |     | Min.                        | Max. | Min.                        | Max. |                               |
| tRF <sub>GPIO</sub>      | NA  | 3.2                         | 14.5 | 3.4                         | 15.7 | 25                            |
|                          |     | 5.7                         | 23.7 | 6.0                         | 26.2 | 50                            |
|                          |     | 20.0                        | 80.0 | 20.8                        | 88.4 | 200                           |
| tRF <sub>GPIO-HD</sub>   | 0   | 3.2                         | 14.5 | 3.4                         | 15.7 | 25                            |
|                          |     | 5.7                         | 23.7 | 6.0                         | 26.2 | 50                            |
|                          |     | 20.0                        | 80.0 | 20.8                        | 88.4 | 200                           |
|                          | 1   | 1.5                         | 5.8  | 1.7                         | 6.1  | 25                            |
|                          |     | 2.4                         | 8.0  | 2.6                         | 8.3  | 50                            |
|                          |     | 6.3                         | 22.0 | 6.0                         | 23.8 | 200                           |
| tRF <sub>GPIO-FAST</sub> | 0   | 0.6                         | 2.8  | 0.5                         | 2.8  | 25                            |
|                          |     | 3.0                         | 7.1  | 2.6                         | 7.5  | 50                            |
|                          |     | 12.0                        | 27.0 | 10.3                        | 26.8 | 200                           |
|                          | 1   | 0.4                         | 1.3  | 0.38                        | 1.3  | 25                            |
|                          |     | 1.5                         | 3.8  | 1.4                         | 3.9  | 50                            |
|                          |     | 7.4                         | 14.9 | 7.0                         | 15.3 | 200                           |

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

## 5.6 AC electrical specifications at 5 V range

**Table 14. AC electrical specifications at 5 V Range**

| Symbol                 | DSE | Rise time (nS) <sup>1</sup> |       | Fall time (nS) <sup>1</sup> |      | Capacitance (pF) <sup>2</sup> |
|------------------------|-----|-----------------------------|-------|-----------------------------|------|-------------------------------|
|                        |     | Min.                        | Max . | Min.                        | Max. |                               |
| tRF <sub>GPIO</sub>    | NA  | 2.8                         | 9.4   | 2.9                         | 10.7 | 25                            |
|                        |     | 5.0                         | 15.7  | 5.1                         | 17.4 | 50                            |
|                        |     | 17.3                        | 54.8  | 17.6                        | 59.7 | 200                           |
| tRF <sub>GPIO-HD</sub> | 0   | 2.8                         | 9.4   | 2.9                         | 10.7 | 25                            |
|                        |     | 5.0                         | 15.7  | 5.1                         | 17.4 | 50                            |

Table continues on the next page...

**Table 16. Device clock specifications 1 (continued)**

| Symbol                                        | Description              | Min. | Max.            | Unit |
|-----------------------------------------------|--------------------------|------|-----------------|------|
| f <sub>FLASH</sub>                            | Flash clock              | —    | 24              | MHz  |
| Normal run mode (S32K14x series) <sup>3</sup> |                          |      |                 |      |
| f <sub>SYS</sub>                              | System and core clock    | —    | 80              | MHz  |
| f <sub>BUS</sub>                              | Bus clock                | —    | 40 <sup>4</sup> | MHz  |
| f <sub>FLASH</sub>                            | Flash clock              | —    | 26.67           | MHz  |
| VLPR mode <sup>5</sup>                        |                          |      |                 |      |
| f <sub>SYS</sub>                              | System and core clock    | —    | 4               | MHz  |
| f <sub>BUS</sub>                              | Bus clock                | —    | 4               | MHz  |
| f <sub>FLASH</sub>                            | Flash clock              | —    | 1               | MHz  |
| f <sub>ERCLK</sub>                            | External reference clock | —    | 16              | MHz  |

1. Refer to the section [Feature comparison](#) for the availability of modes and other specifications.
2. Only available on some devices. See section [Feature comparison](#).
3. With SPLP as system clock source.
4. 48 MHz when f<sub>SYS</sub> is 48 MHz
5. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

## 6 Peripheral operating requirements and behaviors

### 6.1 System modules

There are no electrical specifications necessary for the device's system modules.

### 6.2 Clock interface modules

#### 6.2.1 External System Oscillator electrical specifications

## 6.2.4 Low Power Oscillator (LPO) electrical specifications

Table 21. Low Power Oscillator (LPO) electrical specifications

| Symbol               | Parameter                               | Min. | Typ. | Max. | Unit |
|----------------------|-----------------------------------------|------|------|------|------|
| F <sub>LPO</sub>     | Internal low power oscillator frequency | 113  | 128  | 139  | kHz  |
| T <sub>startup</sub> | Startup Time                            | —    | —    | 20   | μs   |

## 6.2.5 SPLL electrical specifications

Table 22. SPLL electrical specifications

| Symbol                               | Parameter                                          | Min.   | Typ. | Max.                                                       | Unit |
|--------------------------------------|----------------------------------------------------|--------|------|------------------------------------------------------------|------|
| F <sub>SPLL_REF</sub> <sup>1</sup>   | PLL Reference Frequency Range                      | 8      | —    | 16                                                         | MHz  |
| F <sub>SPLL_Input</sub> <sup>2</sup> | PLL Input Frequency                                | 8      | —    | 40                                                         | MHz  |
| F <sub>VCO_CLK</sub>                 | VCO output frequency                               | 180    | —    | 320                                                        | MHz  |
| F <sub>SPLL_CLK</sub>                | PLL output frequency                               | 90     | —    | 160                                                        | MHz  |
| J <sub>CYC_SPLL</sub>                | PLL Period Jitter (RMS) <sup>3</sup>               |        |      |                                                            |      |
|                                      | at F <sub>VCO_CLK</sub> 180 MHz                    | —      | 120  | —                                                          | ps   |
|                                      | at F <sub>VCO_CLK</sub> 320 MHz                    | —      | 75   | —                                                          | ps   |
| J <sub>ACC_SPLL</sub>                | PLL accumulated jitter over 1μs (RMS) <sup>3</sup> |        |      |                                                            |      |
|                                      | at F <sub>VCO_CLK</sub> 180 MHz                    | —      | 1350 | —                                                          | ps   |
|                                      | at F <sub>VCO_CLK</sub> 320 MHz                    | —      | 600  | —                                                          | ps   |
| D <sub>UNL</sub>                     | Lock exit frequency tolerance                      | ± 4.47 | —    | ± 5.97                                                     | %    |
| T <sub>SPLL_LOCK</sub>               | Lock detector detection time <sup>4</sup>          | —      | —    | 150 × 10 <sup>-6</sup> +<br>1075(1/F <sub>SPLL_REF</sub> ) | s    |

1. F<sub>SPLL\_REF</sub> is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG\_SPLLCFG register of Reference Manual.
2. F<sub>SPLL\_Input</sub> is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings refer SCG\_SOSCCFG register of Reference Manual.
3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary
4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.

## 6.3 Memory and memory interfaces

### 6.3.1 Flash memory module (FTFC) electrical specifications

This section describes the electrical characteristics of the flash memory module.

**Table 23. Flash command timing specifications for S32K14x (continued)**

| Symbol                    | Description <sup>1</sup>                                     |                                                            | S32K142 |                           | S32K144 |                           | S32K146 |                           | S32K148 |                           | Unit Notes |   |
|---------------------------|--------------------------------------------------------------|------------------------------------------------------------|---------|---------------------------|---------|---------------------------|---------|---------------------------|---------|---------------------------|------------|---|
|                           |                                                              |                                                            | Typ     | Max                       | Typ     | Max                       | Typ     | Max                       | Typ     | Max                       |            |   |
|                           | setting (32-bit write complete, ready for next 32-bit write) | Last (Nth) 32-bit write (time for write only, not cleanup) | 200     | 550                       | 200     | 550                       | 200     | 550                       | 200     | 550                       |            |   |
| $t_{\text{quickwrClnup}}$ | Quick Write Cleanup execution time                           | —                                                          | —       | (# of Quick Writes) * 2.0 | —       | (# of Quick Writes) * 2.0 | —       | (# of Quick Writes) * 2.0 | —       | (# of Quick Writes) * 2.0 | ms         | 7 |

1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550  $\mu$ s, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

**Table 24. Flash command timing specifications for S32K11x**

| Symbol              | Description <sup>1</sup>         |              | S32K116 |      | S32K118 |      | Unit Notes |   |
|---------------------|----------------------------------|--------------|---------|------|---------|------|------------|---|
|                     |                                  |              | Typ     | Max  | Typ     | Max  |            |   |
| $t_{\text{rd1blk}}$ | Read 1 Block execution time      | 32 KB flash  | —       | 0.36 | —       | 0.36 | ms         |   |
|                     |                                  | 64 KB flash  | —       | —    | —       | —    |            |   |
|                     |                                  | 128 KB flash | —       | 1.2  | —       | —    |            |   |
|                     |                                  | 256 KB flash | —       | —    | —       | 2    |            |   |
|                     |                                  | 512 KB flash | —       | —    | —       | —    |            |   |
| $t_{\text{rd1sec}}$ | Read 1 Section execution time    | 2 KB flash   | —       | 75   | —       | 75   | $\mu$ s    |   |
|                     |                                  | 4 KB flash   | —       | 100  | —       | 100  |            |   |
| $t_{\text{pgmchk}}$ | Program Check execution time     | —            | —       | 100  | —       | 100  | $\mu$ s    |   |
| $t_{\text{pgm8}}$   | Program Phrase execution time    | —            | 90      | 225  | 90      | 225  | $\mu$ s    |   |
| $t_{\text{ersblk}}$ | Erase Flash Block execution time | 32 KB flash  | 15      | 300  | 15      | 300  | ms         | 2 |
|                     |                                  | 64 KB flash  | —       | —    | —       | —    |            |   |
|                     |                                  | 128 KB flash | 120     | 1100 | —       | —    |            |   |
|                     |                                  | 256 KB flash | —       | —    | 250     | 2125 |            |   |
|                     |                                  | 512 KB flash | —       | —    | —       | —    |            |   |

Table continues on the next page...



**Table 24. Flash command timing specifications for S32K11x (continued)**

| Symbol                      | Description <sup>1</sup>                                                                                                                             |                                                            | S32K116 |                            | S32K118 |                            | Unit |  | Notes |
|-----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|---------|----------------------------|---------|----------------------------|------|--|-------|
|                             |                                                                                                                                                      |                                                            | Typ     | Max                        | Typ     | Max                        |      |  |       |
| t <sub>ee wr32b</sub>       | 32-bit write to FlexRAM execution time                                                                                                               | 32 KB EEPROM backup                                        | 630     | 2000                       | 630     | 2000                       | μs   |  | 3·4   |
|                             |                                                                                                                                                      | 48 KB EEPROM backup                                        | —       | —                          | —       | —                          |      |  |       |
|                             |                                                                                                                                                      | 64 KB EEPROM backup                                        | —       | —                          | —       | —                          |      |  |       |
| t <sub>quick wr</sub>       | 32-bit Quick Write execution time: Time from CCIF clearing (start the write) until CCIF setting (32-bit write complete, ready for next 32-bit write) | 1st 32-bit write                                           | 200     | 550                        | 200     | 550                        | μs   |  | 4·5·6 |
|                             |                                                                                                                                                      | 2nd through Next to Last (Nth-1) 32-bit write              | 150     | 550                        | 150     | 550                        |      |  |       |
|                             |                                                                                                                                                      | Last (Nth) 32-bit write (time for write only, not cleanup) | 200     | 550                        | 200     | 550                        |      |  |       |
| t <sub>quick wr Clnup</sub> | Quick Write Cleanup execution time                                                                                                                   | —                                                          | —       | (# of Quick Writes ) * 2.0 | —       | (# of Quick Writes ) * 2.0 | ms   |  | 7     |

1. All command times assume 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record cleanup has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 1st time EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. Only after the Nth write completes will any data be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power on reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write times may take up to 550 μs, as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

### NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

## 6.3.1.2 Reliability specifications

**Table 25. NVM reliability specifications**

| Symbol                               | Description                           | Min. | Typ. | Max. | Unit   | Notes |
|--------------------------------------|---------------------------------------|------|------|------|--------|-------|
| When using as Program and Data Flash |                                       |      |      |      |        |       |
| t <sub>nvm retp1k</sub>              | Data retention after up to 1 K cycles | 20   | —    | —    | years  | 1     |
| Π <sub>nvm cycp</sub>                | Cycling endurance                     | 1 K  | —    | —    | cycles | 2, 3  |

Table continues on the next page...




Figure 9. QuadSPI input timing (SDR mode) diagram





Figure 10. QuadSPI output timing (SDR mode) diagram



TIS – Setup Time

TIH – Hold Time

Figure 11. QuadSPI input timing (HyperRAM mode) diagram

**Table 31. Comparator with 8-bit DAC electrical specifications (continued)**

| Symbol             | Description                                          | Min.  | Typ. | Max. | Unit             |
|--------------------|------------------------------------------------------|-------|------|------|------------------|
|                    | Analog comparator hysteresis, Hyst2, Low-speed mode  |       |      |      |                  |
|                    | -40 - 125 °C                                         | —     | 23   | 80   |                  |
| V <sub>HYST3</sub> | Analog comparator hysteresis, Hyst3, High-speed mode |       |      |      | mV               |
|                    | -40 - 125 °C                                         | —     | 46   | 200  |                  |
|                    | Analog comparator hysteresis, Hyst3, Low-speed mode  |       |      |      |                  |
|                    | -40 - 125 °C                                         | —     | 32   | 120  |                  |
| I <sub>DAC8b</sub> | 8-bit DAC current adder (enabled)                    |       |      |      |                  |
|                    | 3.3V Reference Voltage                               | —     | 6    | 9    | μA               |
|                    | 5V Reference Voltage                                 | —     | 10   | 16   | μA               |
| INL <sup>5</sup>   | 8-bit DAC integral non-linearity                     | −0.75 | —    | 0.75 | LSB <sup>6</sup> |
| DNL                | 8-bit DAC differential non-linearity                 | −0.5  | —    | 0.5  | LSB <sup>6</sup> |
| t <sub>DDAC</sub>  | Initialization and switching settling time           | —     | —    | 30   | μs               |

1. Difference at input > 200mV
2. Applied  $\pm (100 \text{ mV} + V_{\text{HYST0}/1/2/3+ \text{ max. of } V_{\text{AIO}})$  around switch point.
3. Applied  $\pm (30 \text{ mV} + 2 \times V_{\text{HYST0}/1/2/3+ \text{ max. of } V_{\text{AIO}})$  around switch point.
4. Applied  $\pm (100 \text{ mV} + V_{\text{HYST0}/1/2/3})$ .
5. Calculation method used: Linear Regression Least Square Method
6.  $1 \text{ LSB} = V_{\text{reference}}/256$


### NOTE

For comparator IN signals adjacent to V<sub>DD</sub>/V<sub>SS</sub> or XTAL/EXTAL or switching pins cross coupling may happen and hence hysteresis settings can be used to obtain the desired comparator performance. Additionally, an external capacitor (1nF) should be used to filter noise on input signal. Also, source drive should not be weak (Signal with < 50 K pull up/down is recommended).


**Table 32. LPSPI electrical specifications<sup>1</sup> (continued)**

| Num | Symbol | Description | Conditions                            | Run Mode <sup>2</sup> |      |          |      | HSRUN Mode <sup>2</sup> |      |          |      | VLPR Mode |      |          |      | Unit |
|-----|--------|-------------|---------------------------------------|-----------------------|------|----------|------|-------------------------|------|----------|------|-----------|------|----------|------|------|
|     |        |             |                                       | 5.0 V IO              |      | 3.3 V IO |      | 5.0 V IO                |      | 3.3 V IO |      | 5.0 V IO  |      | 3.3 V IO |      |      |
|     |        |             |                                       | Min.                  | Max. | Min.     | Max. | Min.                    | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |      |
|     |        |             | Master Loopback(slow)<br><sup>6</sup> | -                     |      | -        |      | -                       |      | -        |      | -         |      | -        |      |      |

- Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.
- While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz.
- $f_{\text{periph}}$  = LPSPI peripheral clock
- $t_{\text{periph}} = 1/f_{\text{periph}}$
- Master Loopback mode - In this mode LPSPI\_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI\_CFGR1[SAMPLE] bit as 1. Clock pads used are PTD15 and PTE0. Applicable only for LPSPI0.
- Master Loopback (slow) - In this mode LPSPI\_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI\_CFGR1[SAMPLE] bit as 1. Clock pad used is PTB2. Applicable only for LPSPI0.
- This is the maximum operating frequency ( $f_{\text{op}}$ ) for LPSPI0 with medium PAD type only. Otherwise, the maximum operating frequency ( $f_{\text{op}}$ ) is 12 Mhz.
- Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where PCSSCK ranges from 0 to 255.
- Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where SCKPCS ranges from 0 to 255.
- While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
- Maximum operating frequency ( $f_{\text{op}}$ ) is 12 MHz irrespective of PAD type and LPSPI instance.
- Applicable for LPSPI0 only with medium PAD type, with maximum operating frequency ( $f_{\text{op}}$ ) as 14 MHz.



**Figure 20. LPSPI slave mode timing (CPHA = 0)**



**Figure 21. LPSPI slave mode timing (CPHA = 1)**

### 6.5.3 LPI2C electrical specifications

See [General AC specifications](#) for LPI2C specifications.

For supported baud rate see section 'Chip-specific LPI2C information' of the *Reference Manual*.

### 6.5.4 FlexCAN electrical specifications

For supported baud rate, see section 'Protocol timing' of the *Reference Manual*.

### 6.5.5 SAI electrical specifications

The following table describes the SAI electrical characteristics.


- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.

**Table 33. Master mode timing specifications**

| Symbol | Description                         | Min. | Max. | Unit        |
|--------|-------------------------------------|------|------|-------------|
| —      | Operating voltage                   | 2.97 | 3.6  | V           |
| S1     | SAI_MCLK cycle time                 | 40   | —    | ns          |
| S2     | SAI_MCLK pulse width high/low       | 45%  | 55%  | MCLK period |
| S3     | SAI_BCLK cycle time                 | 80   | —    | ns          |
| S4     | SAI_BCLK pulse width high/low       | 45%  | 55%  | BCLK period |
| S5     | SAI_RXD input setup before SAI_BCLK | 28   | —    | ns          |
| S6     | SAI_RXD input hold after SAI_BCLK   | 0    | —    | ns          |
| S7     | SAI_BCLK to SAI_TXD output valid    | —    | 8    | ns          |
| S8     | SAI_BCLK to SAI_TXD output invalid  | -2   | —    | ns          |
| S9     | SAI_FS input setup before SAI_BCLK  | 28   | —    | ns          |
| S10    | SAI_FS input hold after SAI_BCLK    | 0    | —    | ns          |
| S11    | SAI_BCLK to SAI_FS output valid     | —    | 8    | ns          |
| S12    | SAI_BCLK to SAI_FS output invalid   | -2   | —    | ns          |

**Table 37. MDIO timing specifications (continued)**

| Symbol | Description                                                         | Min. | Max. | Unit       |
|--------|---------------------------------------------------------------------|------|------|------------|
| MDC1   | MDC pulse width high                                                | 40%  | 60%  | MDC period |
| MDC2   | MDC pulse width low                                                 | 40%  | 60%  | MDC period |
| MDC3   | MDIO (input) to MDC rising edge setup                               | 25   | —    | ns         |
| MDC4   | MDIO (input) to MDC rising edge hold                                | 0    | —    | ns         |
| MDC5   | MDC falling edge to MDIO output valid (maximum propagation delay)   | —    | 25   | ns         |
| MDC6   | MDC falling edge to MDIO output invalid (minimum propagation delay) | -10  | —    | ns         |

**Figure 28. MII/RMII serial management channel timing diagram**

### 6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz


## 6.6 Debug modules

### 6.6.1 SWD electrical specifications


Table 38. SWD electrical specifications

| Symbol | Description                                     | Run Mode |          |          |          | HSRUN Mode |          |          |          | VLPR Mode |          |          |          | Unit |
|--------|-------------------------------------------------|----------|----------|----------|----------|------------|----------|----------|----------|-----------|----------|----------|----------|------|
|        |                                                 | 5.0 V IO |          | 3.3 V IO |          | 5.0 V IO   |          | 3.3 V IO |          | 5.0 V IO  |          | 3.3 V IO |          |      |
|        |                                                 | Min.     | Max.     | Min.     | Max.     | Min.       | Max.     | Min.     | Max.     | Min.      | Max.     | Min.     | Max.     |      |
| S1     | SWD_CLK frequency of operation                  | -        | 25       | -        | 25       | -          | 25       | -        | 25       | -         | 10       | -        | 10       | MHz  |
| S2     | SWD_CLK cycle period                            | 1/S1     | -        | 1/S1     | -        | 1/S1       | -        | 1/S1     | -        | 1/S1      | -        | 1/S1     | -        | ns   |
| S3     | SWD_CLK clock pulse width                       | S2/2 - 5 | S2/2 + 5 | S2/2 - 5 | S2/2 + 5 | S2/2 - 5   | S2/2 + 5 | S2/2 - 5 | S2/2 + 5 | S2/2 - 5  | S2/2 + 5 | S2/2 - 5 | S2/2 + 5 | ns   |
| S4     | SWD_CLK rise and fall times                     | -        | 1        | -        | 1        | -          | 1        | -        | 1        | -         | 1        | -        | 1        | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise   | 4        | -        | 4        | -        | 4          | -        | 4        | -        | 16        | -        | 16       | -        | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise | 3        | -        | 3        | -        | 3          | -        | 3        | -        | 10        | -        | 10       | -        | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid              | -        | 28       | -        | 38       | -          | 28       | -        | 38       | -         | 70       | -        | 77       | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                  | -        | 28       | -        | 38       | -          | 28       | -        | 38       | -         | 70       | -        | 77       | ns   |
| S13    | SWD_CLK high to SWD_DIO data invalid            | 0        | -        | 0        | -        | 0          | -        | 0        | -        | 0         | -        | 0        | -        | ns   |





**Figure 32. Test clock input timing**



**Figure 33. Boundary scan (JTAG) timing**

**Table 41. Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package**

| Rating                                                                          | Conditions                 | Symbol           | Package | Values  |         |         |         |         |         | Unit |
|---------------------------------------------------------------------------------|----------------------------|------------------|---------|---------|---------|---------|---------|---------|---------|------|
|                                                                                 |                            |                  |         | S32K116 | S32K118 | S32K142 | S32K144 | S32K146 | S32K148 |      |
| Thermal resistance, Junction to Ambient<br>(Natural Convection) <sup>1, 2</sup> | Single layer<br>board (1s) | $R_{\theta JA}$  | 32      | 93      | NA      | NA      | NA      | NA      | NA      | °C/W |
|                                                                                 |                            |                  | 48      | 79      | 71      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 62      | 61      | 61      | 59      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 53      | 52      | 51      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 51      | 44      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 42      |      |
| Thermal resistance, Junction to Ambient<br>(Natural Convection) <sup>1</sup>    | Two layer<br>board (1s1p)  | $R_{\theta JA}$  | 32      | 50      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 58      | 50      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 46      | 45      | 45      | 44      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 42      | 42      | 40      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 44      | 37      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 36      |      |
| Thermal resistance, Junction to Ambient<br>(Natural Convection) <sup>1, 2</sup> | Four layer<br>board (2s2p) | $R_{\theta JA}$  | 32      | 32      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 55      | 47      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 44      | 43      | 43      | 41      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 40      | 40      | 39      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 42      | 36      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 35      |      |
| Thermal resistance, Junction to Ambient<br>(@200 ft/min) <sup>1, 3</sup>        | Single layer<br>board (1s) | $R_{\theta JMA}$ | 32      | 77      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 66      | 58      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 50      | 49      | 49      | 48      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 43      | 42      | 41      | NA      |      |
|                                                                                 |                            |                  | 144     | NA      | NA      | NA      | NA      | 42      | 36      |      |
|                                                                                 |                            |                  | 176     | NA      | NA      | NA      | NA      | NA      | 34      |      |
| Thermal resistance, Junction to Ambient<br>(@200 ft/min) <sup>1</sup>           | Two layer<br>board (1s1p)  | $R_{\theta JMA}$ | 32      | 43      | NA      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 48      | 51      | 43      | NA      | NA      | NA      | NA      |      |
|                                                                                 |                            |                  | 64      | NA      | 39      | 38      | 38      | 37      | NA      |      |
|                                                                                 |                            |                  | 100     | NA      | NA      | 35      | 35      | 34      | NA      |      |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date        | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |             | <ul style="list-style-type: none"> <li>Updated note 'All the limits defined ...'</li> <li>Updated parameter 'I<sub>INJPAD_DC_ABS</sub>', 'V<sub>IN_DC</sub>', I<sub>INJSUM_DC_ABS</sub>.</li> <li>In <a href="#">Table 2</a>, <ul style="list-style-type: none"> <li>Updated parameter I<sub>INJPAD_DC_OP</sub> and I<sub>INJSUM_DC_OP</sub>.</li> </ul> </li> <li>In <a href="#">Table 5</a>, updated TBDs for V<sub>LVR_HYST</sub>, V<sub>LVD_HYST</sub>, and V<sub>LVW_HYST</sub></li> <li>In <a href="#">Power mode transition operating behaviors</a>, <ul style="list-style-type: none"> <li>Added VLPR → VLPS</li> <li>Added VLPS → VLPR</li> <li>Updated TBDs for VLPS → Asynchronous DMA Wakeup, STOP1 → Asynchronous DMA Wakeup, and STOP2 → Asynchronous DMA Wakeup</li> </ul> </li> <li>In <a href="#">Table 7</a>, updated the specifications for S32K144.</li> <li>Updated the attachment <a href="#">S32K1xx_Power_Modes_Configuration.xlsx</a>.</li> <li>In <a href="#">Table 15</a>, removed C<sub>IN_A</sub>.</li> <li>In <a href="#">Table 17</a>, <ul style="list-style-type: none"> <li>Updated specificatins for g<sub>mXOSC</sub>.</li> <li>Removed I<sub>DDOSC</sub></li> </ul> </li> <li>In <a href="#">Table 19</a>, <ul style="list-style-type: none"> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDFIRC</sub></li> </ul> </li> <li>In <a href="#">Table 20</a>, <ul style="list-style-type: none"> <li>Added parameter ΔF125.</li> <li>Removed I<sub>DDSIRC</sub></li> </ul> </li> <li>In <a href="#">Table 21</a>, removed I<sub>LPO</sub></li> <li>Updated section: <a href="#">Flash memory module (FTFC) electrical specifications</a></li> <li>In section: <a href="#">12-bit ADC operating conditions</a>, <ul style="list-style-type: none"> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 28</a></li> <li>Updated TBDs for I<sub>DDA_ADC</sub> and TUE in <a href="#">Table 29</a></li> </ul> </li> <li>In section: <a href="#">QuadSPI AC specifications</a>, updated figure 'QuadSPI output timing (HyperRAM mode) diagram'.</li> <li>In section: <a href="#">12-bit ADC operating conditions</a>, updated <a href="#">Table 27</a>.</li> <li>In section: <a href="#">CMP with 8-bit DAC electrical specifications</a>, added note 'For comparator IN signals adjacent ...'</li> <li>In table: <a href="#">Table 32</a>, minor update in footnote 6.</li> <li>In table: <a href="#">Table 41</a>, updated specifications for S32K146.</li> </ul> |
| 5        | 06 Dec 2017 | <ul style="list-style-type: none"> <li>Removed S32K148 from 'Caution'</li> <li>Updated figure: <a href="#">S32K1xx product series comparison</a> for <ul style="list-style-type: none"> <li>'EEPROM emulated by FlexRAM' of S32K148 (Added content to footnote)</li> <li>Added support for LIN protocol version 2.2 A</li> </ul> </li> <li>In <a href="#">Absolute maximum ratings</a> : <ul style="list-style-type: none"> <li>Added note 'Unless otherwise ...'</li> <li>Added parameter 'Added note 'T<sub>ramp_MCU</sub>'</li> <li>Updated footnote for 'T<sub>ramp</sub>'</li> </ul> </li> <li>In <a href="#">Voltage and current operating requirements</a> : <ul style="list-style-type: none"> <li>Added footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...' against parameter 'V<sub>DD</sub>—V<sub>DDA</sub>'</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>In <a href="#">Power and ground pins</a> <ul style="list-style-type: none"> <li>Added diagrams for 32-QFN and 48-LQFP and footnote below the diagrams.</li> <li>Updated footnote 'V<sub>DD</sub> and V<sub>DDA</sub> must be shorted ...'</li> </ul> </li> <li>In <a href="#">Power mode transition operating behaviors</a> :</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |

Table continues on the next page...

Table 43. Revision History

| Rev. No. | Date | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|----------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |      | <ul style="list-style-type: none"> <li>Added footnote 'For S32K11x – FIRC/SOSC/FIRC/LPO; For S32K14x – FIRC/SOSC/FIRC/LPO/SPLL' to 'VLPS Mode: All clock sources disabled'</li> <li>Updated numbers for: <ul style="list-style-type: none"> <li>VLPR → VLPS</li> <li>VLPS → VLPR</li> <li>'RUN → Compute operation'</li> <li>RUN → VLPS</li> <li>RUN → VLPR</li> </ul> </li> <li>In <a href="#">Power consumption</a> : <ul style="list-style-type: none"> <li>Updated specs for S32K142, S32K144, and S32K148</li> <li>Updated footnote 'Typical current numbers are indicative ...'</li> <li>Updated footnote 'The S32K148 data ...'</li> <li>Removed footnote 'Above S32K148 data is preliminary targets only'</li> <li>Added new table 'Power consumption at 3.3 V'</li> </ul> </li> <li>In <a href="#">General AC specifications</a> : <ul style="list-style-type: none"> <li>Updated max value and footnote of WFRST</li> <li>Updated symbol for not filtered pulse to 'WNFRST', updated min value, removed max. value, and added footnote</li> </ul> </li> <li>Fixed naming conventions to align with DS in <a href="#">DC electrical specifications at 3.3 V Range</a> and <a href="#">DC electrical specifications at 5.0 V Range</a></li> <li>Updated specs for <a href="#">AC electrical specifications at 3.3 V range</a> and <a href="#">AC electrical specifications at 5 V range</a></li> <li>In <a href="#">Device clock specifications</a> : <ul style="list-style-type: none"> <li>Updated <math>f_{BUS}</math> to 48 for 11x</li> <li>Added footnote to <math>f_{BUS}</math> for 14x</li> </ul> </li> <li>In <a href="#">External System Oscillator frequency specifications</a> : <ul style="list-style-type: none"> <li>Added specs for S32K11x</li> <li>Updated '<math>t_{dc\_extal}</math>' for S32K14x</li> <li>Added footnote 'Frequencies below ...' to '<math>f_{ec\_extal}</math>' and '<math>t_{dc\_extal}</math>'</li> </ul> </li> <li>Splitted <a href="#">Flash timing specifications — commands</a> for S32K14x and S32K11x</li> <li>Updated <a href="#">Flash timing specifications — commands</a> for S32K14x</li> <li>In <a href="#">Reliability specifications</a> : <ul style="list-style-type: none"> <li>Added footnote 'Data retention period ...' for 'tnvmretp1k' and 'tnvmreteet'</li> <li>Minor update in footnote for 'nnvmwree16' 'nnvmwree256'</li> </ul> </li> <li>In <a href="#">QuadSPI AC specifications</a> : <ul style="list-style-type: none"> <li>Updated 'MCR[SCLKCFG[5]]' value to 0</li> <li>Updated 'Data Input Setup Time' HSRUN Internal DQS PAD Loopback value to 1.6</li> <li>Updated 'Data Input Setup Time' DDR External DQS min. value to 2</li> <li>Updated 'Data Input Hold Time' DDR External DQS min. value to 20</li> <li>Updated figure 'QuadSPI output timing (SDR mode) diagram' and 'QuadSPI input timing (HyperRAM mode) diagram'</li> </ul> </li> <li>In <a href="#">12-bit ADC electrical characteristics</a> : <ul style="list-style-type: none"> <li>Added note 'On reduced pin packages where ...'</li> <li>Removed max. value of '<math>I_{DDA\_ADC}</math>'</li> <li>Added note 'Due to triple ...'</li> </ul> </li> <li>In <a href="#">12-bit ADC operating conditions</a>, removed parameter '<math>\Delta V_{DDA}</math>'</li> <li>In <a href="#">CMP with 8-bit DAC electrical specifications</a> : <ul style="list-style-type: none"> <li>Updated Typ. and Max. values of '<math>I_{DDL5}</math>'</li> <li>Updated Typ. value of '<math>t_{DHSB}</math>'</li> <li>Updated Typ. value of '<math>V_{HYST1}</math>', '<math>V_{HYST2}</math>', and '<math>V_{HYST3}</math>'</li> </ul> </li> <li>In <a href="#">LPSPFI electrical specifications</a> : <ul style="list-style-type: none"> <li>Updated '<math>f_{periph}</math>' and '<math>f_{op}</math>', and '<math>t_{SPSCK}</math>'</li> </ul> </li> </ul> |

Table continues on the next page...

Table 43. Revision History (continued)

| Rev. No. | Date         | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |              | <ul style="list-style-type: none"> <li>Fixed the typo in <math>R_{SW1}</math></li> <li>In <a href="#">LPSPi electrical specifications</a> : <ul style="list-style-type: none"> <li>Updated <math>t_{Lead}</math> and <math>t_{Lag}</math></li> <li>Added footnote in Figure: LPSPi slave mode timing (CPHA = 0) and Figure: LPSPi slave mode timing (CPHA = 1)</li> </ul> </li> <li>In <a href="#">Thermal characteristics</a> : <ul style="list-style-type: none"> <li>Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package</li> <li>Deleted specs for <math>R_{\theta JC}</math> for 32 QFN package</li> <li>Added '<math>R_{\theta JCBottom}</math>'</li> </ul> </li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 8        | 18 June 2018 | <ul style="list-style-type: none"> <li>In attachment '<a href="#">S32K1xx_Power_Modes_Configuration</a>': <ul style="list-style-type: none"> <li>Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash.</li> </ul> </li> <li>Removed S32K116 from Notes</li> <li>In figure: <a href="#">S32K1xx product series comparison</a> : <ul style="list-style-type: none"> <li>Added note 'Availability of peripherals depends on the pin availability ...'</li> <li>Updated 'Ambient Operation Temperature' row</li> <li>Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148</li> </ul> </li> <li>In <a href="#">Ordering information</a> : <ul style="list-style-type: none"> <li>Updated figure for 'Y: Optional feature'</li> <li>Updated footnote 3</li> </ul> </li> <li>In <a href="#">Power and ground pins</a> : <ul style="list-style-type: none"> <li>In figure 'Power diagram', updated <math>V_{Flash}</math> frequency to 3.3 V</li> </ul> </li> <li>In <a href="#">Power mode transition operating behaviors</a> : <ul style="list-style-type: none"> <li>Updated footnote for 'VLPS Mode: All clock sources disabled'</li> </ul> </li> <li>In <a href="#">Power consumption</a> : <ul style="list-style-type: none"> <li>Added IDD's for S32K116</li> <li>Added VLPR Peripherals enabled use case 2 at 125 °C/Typicals</li> <li>Renamed VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1'</li> <li>Added footnote 'Data collected using RAM' to VLPR 'Peripherals disabled' and VLPR 'Peripherals enabled use case 1'</li> <li>Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 <math>\mu A</math> and 42 <math>\mu A</math> respectively</li> <li>Added table 'VLPS additional use-case power consumption at typical conditions'</li> </ul> </li> <li>In <a href="#">DC electrical specifications at 3.3 V Range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">DC electrical specifications at 5.0 V Range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">AC electrical specifications at 3.3 V range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">AC electrical specifications at 5 V range</a> : <ul style="list-style-type: none"> <li>Updated naming conventions</li> <li>Added specs for GPIO-FAST pad</li> </ul> </li> <li>In <a href="#">External System Oscillator electrical specifications</a> : <ul style="list-style-type: none"> <li>Clarified description of <math>g_{mXOSC}</math></li> <li>Updated <math>V_{IL}</math> max. to 1.15 V</li> </ul> </li> <li>In <a href="#">Fast internal RC Oscillator (FIRC) electrical specifications</a> :</li> </ul> |