



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, Ethernet, FlexIO, I²C, LINbus, SPI, UART/USART
Peripherals	I²S, POR, PWM, WDT
Number of I/O	128
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b SAR; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148urt0vlqt">https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k148urt0vlqt</a>

# Table of Contents

1	Block diagram.....	4	6.2.5	SPLL electrical specifications .....	32
2	Feature comparison.....	5	6.3	Memory and memory interfaces.....	32
3	Ordering information.....	7	6.3.1	Flash memory module (FTFC) electrical specifications.....	32
	3.1 Selecting orderable part number .....	7	6.3.1.1	Flash timing specifications — commands.....	32
	3.2 Ordering information .....	8	6.3.1.2	Reliability specifications.....	37
4	General.....	9	6.3.2	QuadSPI AC specifications.....	38
	4.1 Absolute maximum ratings.....	9	6.4	Analog modules.....	42
	4.2 Voltage and current operating requirements.....	10	6.4.1	ADC electrical specifications.....	42
	4.3 Thermal operating characteristics.....	11	6.4.1.1	12-bit ADC operating conditions.....	42
	4.4 Power and ground pins.....	12	6.4.1.2	12-bit ADC electrical characteristics.....	44
	4.5 LVR, LVD and POR operating requirements.....	14	6.4.2	CMP with 8-bit DAC electrical specifications.....	46
	4.6 Power mode transition operating behaviors.....	15	6.5	Communication modules.....	50
	4.7 Power consumption.....	16	6.5.1	LPUART electrical specifications.....	50
	4.8 ESD handling ratings.....	21	6.5.2	LP SPI electrical specifications.....	50
	4.9 EMC radiated emissions operating behaviors.....	21	6.5.3	LPI2C electrical specifications.....	56
5	I/O parameters.....	22	6.5.4	FlexCAN electrical specifications.....	57
	5.1 AC electrical characteristics.....	22	6.5.5	SAI electrical specifications.....	57
	5.2 General AC specifications.....	22	6.5.6	Ethernet AC specifications.....	59
	5.3 DC electrical specifications at 3.3 V Range.....	23	6.5.7	Clockout frequency.....	62
	5.4 DC electrical specifications at 5.0 V Range.....	24	6.6	Debug modules.....	62
	5.5 AC electrical specifications at 3.3 V range .....	25	6.6.1	SWD electrical specofications .....	62
	5.6 AC electrical specifications at 5 V range .....	25	6.6.2	Trace electrical specifications.....	64
	5.7 Standard input pin capacitance.....	26	6.6.3	JTAG electrical specifications.....	65
	5.8 Device clock specifications.....	26	7	Thermal attributes.....	68
6	Peripheral operating requirements and behaviors.....	27	7.1	Description.....	68
	6.1 System modules.....	27	7.2	Thermal characteristics.....	68
	6.2 Clock interface modules.....	27	7.3	General notes for specifications at maximum junction temperature.....	73
	6.2.1 External System Oscillator electrical specifications....	27	8	Dimensions.....	74
	6.2.2 External System Oscillator frequency specifications .	29	8.1	Obtaining package dimensions .....	74
	6.2.3 System Clock Generation (SCG) specifications.....	31	9	Pinouts.....	75
	6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications.....	31	9.1	Package pinouts and signal descriptions.....	75
	6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications .....	31	10	Revision History.....	75
	6.2.4 Low Power Oscillator (LPO) electrical specifications	32			

## 4 General

### 4.1 Absolute maximum ratings

#### NOTE

- Functional operating conditions appear in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maximum values is not guaranteed. See footnotes in the following table for specific conditions.
- Stress beyond the listed maximum values may affect device reliability or cause permanent damage to the device.
- All the limits defined in the datasheet specification must be honored together and any violation to any one or more will not guarantee desired operation.
- Unless otherwise specified, all maximum and minimum values in the datasheet are across process, voltage, and temperature.

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Conditions <sup>1</sup>	Min	Max	Unit
$V_{DD}$ <sup>2</sup>	2.7 V - 5.5V input supply voltage	—	-0.3	5.8 <sup>3</sup>	V
$V_{REFH}$	3.3 V / 5.0 V ADC high reference voltage	—	-0.3	5.8 <sup>3</sup>	V
$I_{INJPAD\_DC\_ABS}$ <sup>4</sup>	Continuous DC input current (positive / negative) that can be injected into an I/O pin	—	-3	+3	mA
$V_{IN\_DC}$	Continuous DC Voltage on any I/O pin with respect to $V_{SS}$	—	-0.8	5.8 <sup>5</sup>	V
$I_{INJSUM\_DC\_ABS}$	Sum of absolute value of injected currents on all the pins (Continuous DC limit)	—	—	30	mA
$T_{ramp}$ <sup>6</sup>	ECU supply ramp rate	—	0.5 V/min	500 V/ms	—
$T_{ramp\_MCU}$ <sup>7</sup>	MCU supply ramp rate	—	0.5 V/min	100 V/ms	—
$T_A$ <sup>8</sup>	Ambient temperature	—	-40	125	°C
$T_{STG}$	Storage temperature	—	-55	165	°C
$V_{IN\_TRANSIENT}$	Transient overshoot voltage allowed on I/O pin beyond $V_{IN\_DC}$ limit	—	—	6.8 <sup>9</sup>	V

1. All voltages are referred to  $V_{SS}$  unless otherwise specified.
2. As  $V_{DD}$  varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. 60 s lifetime – No restrictions i.e. The part can switch.

10 hours lifetime – Device in reset i.e. The part cannot switch.

## General

4. When input pad voltage levels are close to  $V_{DD}$  or  $V_{SS}$ , practically no current injection is possible.
5. While respecting the maximum current injection limit
6. This is the Electronic Control Unit (ECU) supply ramp rate and not directly the MCU ramp rate. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
7. This is the MCU supply ramp rate and the ramp rate assumes that the S32K1xx HW design guidelines in AN5426 are followed. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
8.  $T_J$  (Junction temperature)=135 °C. Assumes  $T_A=125$  °C for RUN mode  
 $T_J$  (Junction temperature)=125 °C. Assumes  $T_A=105$  °C for HSRUN mode
  - Assumes maximum  $\theta_{JA}$  for 2s2p board. See [Thermal characteristics](#)
9. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

## 4.2 Voltage and current operating requirements

### NOTE

Device functionality is guaranteed up to the LVR assert level, however electrical performance of 12-bit ADC, CMP with 8-bit DAC, IO electrical characteristics, and communication modules electrical characteristics would be degraded when voltage drops below 2.7 V

**Table 2. Voltage and current operating requirements 1**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}^2$	Supply voltage	2.7 <sup>3</sup>	5.5	V	<a href="#">4</a>
$V_{DD\_OFF}$	Voltage allowed to be developed on $V_{DD}$ pin when it is not powered from any external power supply source.	0	0.1	V	
$V_{DDA}$	Analog supply voltage	2.7	5.5	V	<a href="#">4</a>
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	<a href="#">4</a>
$V_{REFH}$	ADC reference voltage high	2.7	$V_{DDA} + 0.1$	V	<a href="#">5</a>
$V_{REFL}$	ADC reference voltage low	-0.1	0.1	V	
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	<a href="#">6</a>
$I_{INJPAD\_DC\_OP}^7$	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
$I_{INJSUM\_DC\_OP}$	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section <a href="#">Analog Modules</a> )	—	30	mA	

1. Typical conditions assumes  $V_{DD} = V_{DDA} = V_{REFH} = 5$  V, temperature = 25 °C and typical silicon process unless otherwise stated.
2. As  $V_{DD}$  varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section [I/O parameters](#) and [ADC electrical specifications](#) respectively for details.
3. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
4.  $V_{DD}$  and  $V_{DDA}$  must be shorted to a common source on PCB. The differential voltage between  $V_{DD}$  and  $V_{DDA}$  is for RF-AC only. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note [AN5032](#) for reference supply design for SAR ADC.

**Table 6. Power mode transition operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit
	VLPS → RUN	8	—	17	μs
	STOP1 → RUN	0.07	0.075	0.08	μs
	STOP2 → RUN	0.07	0.075	0.08	μs
	VLPR → RUN	19	—	26	μs
	VLPR → VLPS	5.1	5.7	6.5	μs
	VLPS → VLPR	18.8	23	27.75	μs
	RUN → Compute operation	0.72	0.75	0.77	μs
	HSRUN → Compute operation	0.3	0.31	0.35	μs
	RUN → STOP1	0.35	0.38	0.4	μs
	RUN → STOP2	0.2	0.23	0.25	μs
	RUN → VLPS	0.3	0.35	0.4	μs
	RUN → VLPR	3.5	3.8	5	μs
	VLPS → Asynchronous DMA Wakeup	105	110	125	μs
	STOP1 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	STOP2 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	Pin reset → Code execution	—	214	—	μs

**NOTE**

HSRUN should only be used when frequencies in excess of 80 MHz are required. When using 80 MHz and below, RUN mode is the recommended operating mode.

## 4.7 Power consumption

The following table shows the power consumption targets for the device in various mode of operations. Attached *S32K1xx\_Power\_Modes\_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the following table [Table 7](#). For full functionality refer to table: Module operation in available power modes of the *Reference Manual*.

## 5.3 DC electrical specifications at 3.3 V Range

### NOTE

For details on the pad types defined in [Table 11](#) and [Table 12](#), see Reference Manual section *IO Signal Table* and IO Signal Description Input Multiplexing sheet(s) attached with Reference Manual.

**Table 11. DC electrical specifications at 3.3 V Range**

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	I/O Supply Voltage	2.7	3.3	4	V	<a href="#">1</a>
V <sub>ih</sub>	Input Buffer High Voltage	0.7 × V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	<a href="#">2</a>
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> – 0.3	—	0.3 × V <sub>DD</sub>	V	<a href="#">3</a>
V <sub>hys</sub>	Input Buffer Hysteresis	0.06 × V <sub>DD</sub>	—	—	V	
I <sub>oh</sub> <sub>GPIO</sub>	I/O current source capability measured when pad V <sub>oh</sub> = (V <sub>DD</sub> – 0.8 V)	3.5	—	—	mA	
I <sub>ol</sub> <sub>GPIO-HD_DSE_0</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	3	—	—	mA	
I <sub>oh</sub> <sub>GPIO-HD_DSE_1</sub>	I/O current source capability measured when pad V <sub>oh</sub> = (V <sub>DD</sub> – 0.8 V)	14	—	—	mA	<a href="#">4</a>
I <sub>ol</sub> <sub>GPIO-HD_DSE_1</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	12	—	—	mA	<a href="#">4</a>
I <sub>oh</sub> <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad V <sub>oh</sub> =V <sub>DD</sub> -0.8 V	9.5	—	—	mA	<a href="#">5</a>
I <sub>ol</sub> <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	10	—	—	mA	<a href="#">5</a>
I <sub>oh</sub> <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad V <sub>oh</sub> =V <sub>DD</sub> -0.8 V	16	—	—	mA	<a href="#">5</a>
I <sub>ol</sub> <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	15.5	—	—	mA	<a href="#">5</a>
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temperature range at V <sub>DD</sub> = 3.3 V					<a href="#">6</a>
	All pins other than high drive port pins	—	0.005	0.5	µA	
	High drive port pins <a href="#">7</a>	—	0.010	0.5	µA	
R <sub>PU</sub>	Internal pullup resistors	20	—	60	kΩ	<a href="#">8</a>
R <sub>PD</sub>	Internal pulldown resistors	20	—	60	kΩ	<a href="#">9</a>

1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
2. For reset pads, same V<sub>ih</sub> levels are applicable
3. For reset pads, same V<sub>il</sub> levels are applicable
4. The value given is measured at high drive strength mode. For value at low drive strength mode see the Ioh\_Standard value given above.
5. For reference only. Run simulations with the IBIS model and custom board for accurate results.

## I/O parameters

6. Several I/O have both high drive and normal drive capability selected by the associated Portx\_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details see IO Signal Description Input Multiplexing sheet(s) attached with the *Reference Manual*.
7. When using ENET and SAI on S32K148, the overall device limits associated with high drive pin configurations must be respected i.e. On 144-pin LQFP the general purpose pins: PTA10, PTD0, and PTE4 must be set to low drive.
8. Measured at input V = V<sub>SS</sub>
9. Measured at input V = V<sub>DD</sub>

## 5.4 DC electrical specifications at 5.0 V Range

Table 12. DC electrical specifications at 5.0 V Range

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V <sub>DD</sub>	I/O Supply Voltage	4	—	5.5	V	
V <sub>ih</sub>	Input Buffer High Voltage	0.65 x V <sub>DD</sub>	—	V <sub>DD</sub> + 0.3	V	1
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> - 0.3	—	0.35 x V <sub>DD</sub>	V	2
V <sub>hys</sub>	Input Buffer Hysteresis	0.06 x V <sub>DD</sub>	—	—	V	
I <sub>oh</sub> <sub>GPIO</sub> I <sub>oh</sub> <sub>GPIO-HD_DSE_0</sub>	I/O current source capability measured when pad V <sub>oh</sub> = (V <sub>DD</sub> - 0.8 V)	5	—	—	mA	
I <sub>ol</sub> <sub>GPIO</sub> I <sub>ol</sub> <sub>GPIO-HD_DSE_0</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	5	—	—	mA	
I <sub>oh</sub> <sub>GPIO-HD_DSE_1</sub>	I/O current source capability measured when pad V <sub>oh</sub> = V <sub>DD</sub> - 0.8 V	20	—	—	mA	3
I <sub>ol</sub> <sub>GPIO-HD_DSE_1</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	20	—	—	mA	3
I <sub>oh</sub> <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad V <sub>oh</sub> = V <sub>DD</sub> - 0.8 V	14.0	—	—	mA	4
I <sub>ol</sub> <sub>GPIO-FAST_DSE_0</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	14.5	—	—	mA	4
I <sub>oh</sub> <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad V <sub>oh</sub> = V <sub>DD</sub> - 0.8 V	21	—	—	mA	4
I <sub>ol</sub> <sub>GPIO-FAST_DSE_1</sub>	I/O current sink capability measured when pad V <sub>ol</sub> = 0.8 V	20.5	—	—	mA	4
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temperature range at V <sub>DD</sub> = 5.5 V					5
	All pins other than high drive port pins		0.005	0.5	µA	
	High drive port pins		0.010	0.5	µA	
R <sub>PU</sub>	Internal pullup resistors	20		50	kΩ	6
R <sub>PD</sub>	Internal pulldown resistors	20		50	kΩ	7

1. For reset pads, same V<sub>ih</sub> levels are applicable
2. For reset pads, same V<sub>il</sub> levels are applicable
3. The strong pad I/O pin is capable of switching a 50 pF load up to 40 MHz.
4. For reference only. Run simulations with the IBIS model and custom board for accurate results.

**Table 14. AC electrical specifications at 5 V Range (continued)**

Symbol	DSE	Rise time (nS) <sup>1</sup>		Fall time (nS) <sup>1</sup>		Capacitance (pF) <sup>2</sup>
		Min.	Max.	Min.	Max.	
	1	17.3	54.8	17.6	59.7	200
		1.1	4.6	1.1	5.0	25
		2.0	5.7	2.0	5.8	50
		5.4	16.0	5.0	16.0	200
tRF <sub>GPIO-FAST</sub>	0	0.42	2.2	0.37	2.2	25
		2.0	5.0	1.9	5.2	50
		9.3	18.8	8.5	19.3	200
	1	0.37	0.9	0.35	0.9	25
		1.2	2.7	1.2	2.9	50
		6.0	11.8	6.0	12.3	200

1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

## 5.7 Standard input pin capacitance

**Table 15. Standard input pin capacitance**

Symbol	Description	Min.	Max.	Unit
C <sub>IN_D</sub>	Input capacitance: digital pins	—	7	pF

### NOTE

Please refer to [External System Oscillator electrical specifications](#) for EXTAL/XTAL pins.

## 5.8 Device clock specifications

**Table 16. Device clock specifications 1**

Symbol	Description	Min.	Max.	Unit
High Speed run mode <sup>2</sup>				
f <sub>SYS</sub>	System and core clock	—	112	MHz
f <sub>BUS</sub>	Bus clock	—	56	MHz
f <sub>FLASH</sub>	Flash clock	—	28	MHz
Normal run mode (S32K11x series)				
f <sub>SYS</sub>	System and core clock	—	48	MHz
f <sub>BUS</sub>	Bus clock	—	48	MHz

*Table continues on the next page...*

### 6.3.1.1 Flash timing specifications — commands

Table 23. Flash command timing specifications for S32K14x

Symbol	Description <sup>1</sup>	S32K142		S32K144		S32K146		S32K148				
		Typ	Max	Typ	Max	Typ	Max	Typ	Max	Unit	Notes	
$t_{rd1blk}$	Read 1 Block execution time	32 KB flash	—	—	—	—	—	—	—	ms		
		64 KB flash	—	0.5	—	0.5	—	0.5	—			
		128 KB flash	—	—	—	—	—	—	—			
		256 KB flash	—	2	—	—	—	—	—			
		512 KB flash	—	—	—	1.8	—	2	—			
$t_{rd1sec}$	Read 1 Section execution time	2 KB flash	—	75	—	75	—	75	—	$\mu s$		
		4 KB flash	—	100	—	100	—	100	—			
$t_{pgmchk}$	Program Check execution time	—	—	95	—	95	—	95	—	$\mu s$		
$t_{pgm8}$	Program Phrase execution time	—	90	225	90	225	90	225	90	$\mu s$		
$t_{ersblk}$	Erase Flash Block execution time	32 KB flash	—	—	—	—	—	—	—	ms	2	
		64 KB flash	30	550	30	550	30	550	—			
		128 KB flash	—	—	—	—	—	—	—			
		256 KB flash	250	2125	—	—	—	—	—			
		512 KB flash	—	—	250	4250	250	4250	250	4250		
$t_{tersscr}$	Erase Flash Sector execution time	—	12	130	12	130	12	130	12	130	ms	2
$t_{pgmsec1k}$	Program Section execution time (1KB flash)	—	5	—	5	—	5	—	5	—	ms	
$t_{rd1all}$	Read 1s All Block execution time	—	—	2.8	—	2.3	—	5.2	—	8.2	ms	
$t_{rdonce}$	Read Once execution time	—	—	30	—	30	—	30	—	30	$\mu s$	
$t_{pgmonce}$	Program Once execution time	—	90	—	90	—	90	—	90	—	$\mu s$	
$t_{ersall}$	Erase All Blocks execution time	—	250	2800	400	4900	700	10000	1400	17000	ms	2
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	35	—	35	—	35	—	35	$\mu s$	
$t_{ersallu}$	Erase All Blocks Unsecure execution time	—	250	2800	400	4900	700	10000	1400	17000	ms	2
$t_{pgmpart}$	Program Partition for EEPROM backup execution time	32 KB EEPROM backup	70	—	70	—	70	—	—	—	ms	3
		64 KB EEPROM backup	71	—	71	—	71	—	150	—		

Table continues on the next page...

**Table 23. Flash command timing specifications for S32K14x (continued)**

Symbol	Description <sup>1</sup>	S32K142		S32K144		S32K146		S32K148			
		Typ	Max	Typ	Max	Typ	Max	Typ	Max	Unit	Notes
t <sub>setram</sub>	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	—	0.08	—	0.08	—	ms <sup>3</sup>
		32 KB EEPROM backup	0.8	1.2	0.8	1.2	0.8	1.2	—	—	
		48 KB EEPROM backup	1	1.5	1	1.5	1	1.5	—	—	
		64 KB EEPROM backup	1.3	1.9	1.3	1.9	1.3	1.9	1.3	1.9	
t <sub>eewr8b</sub>	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	385	1700	—	—	μs <sup>3·4</sup>
		48 KB EEPROM backup	430	1850	430	1850	430	1850	—	—	
		64 KB EEPROM backup	475	2000	475	2000	475	2000	475	4000	
t <sub>eewr16b</sub>	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	385	1700	—	—	μs <sup>3·4</sup>
		48 KB EEPROM backup	430	1850	430	1850	430	1850	—	—	
		64 KB EEPROM backup	475	2000	475	2000	475	2000	475	4000	
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	360	2000	360	2000	μs
t <sub>eewr32b</sub>	32-bit write to FlexRAM execution time	32 KB EEPROM backup	630	2000	630	2000	630	2000	—	—	μs <sup>3·4</sup>
		48 KB EEPROM backup	720	2125	720	2125	720	2125	—	—	
		64 KB EEPROM backup	810	2250	810	2250	810	2250	810	4500	
t <sub>quickwr</sub>	32-bit Quick Write execution time: Time from CCIF clearing (start the write) until CCIF	1st 32-bit write	200	550	200	550	200	550	200	1100	μs <sup>4·5·6</sup>
		2nd through Next to Last (Nth-1) 32-bit write	150	550	150	550	150	550	150	550	

Table continues on the next page...

**Table 24. Flash command timing specifications for S32K11x (continued)**

Symbol	Description <sup>1</sup>	S32K116		S32K118		Unit	Notes
		Typ	Max	Typ	Max		
t <sub>ersscr</sub>	Erase Flash Sector execution time	—	12	130	12	130	ms <sup>2</sup>
t <sub>pgmsec1k</sub>	Program Section execution time (1 KB flash)	—	5	—	5	—	ms
t <sub>rd1all</sub>	Read 1s All Block execution time	—	—	1.7	—	2.8	ms
t <sub>rdonce</sub>	Read Once execution time	—	—	30	—	30	μs
t <sub>pgmonce</sub>	Program Once execution time	—	90	—	90	—	μs
t <sub>ersall</sub>	Erase All Blocks execution time	—	150	1500	230	2500	ms <sup>2</sup>
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	—	—	35	—	35	μs
t <sub>ersallu</sub>	Erase All Blocks Unsecure execution time	—	150	1500	230	2500	ms <sup>2</sup>
t <sub>pgmpart</sub>	Program Partition for EEPROM execution time	32 KB EEPROM backup	71	—	71	—	ms <sup>3</sup>
		64 KB EEPROM backup	—	—	—	—	
t <sub>setram</sub>	Set FlexRAM Function execution time	Control Code 0xFF	0.08	—	0.08	—	ms <sup>3</sup>
		32 KB EEPROM backup	0.8	1.2	0.8	1.2	
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>eewr8b</sub>	Byte write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs <sup>3-4</sup>
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>eewr16b</sub>	16-bit write to FlexRAM execution time	32 KB EEPROM backup	385	1700	385	1700	μs <sup>3-4</sup>
		48 KB EEPROM backup	—	—	—	—	
		64 KB EEPROM backup	—	—	—	—	
t <sub>eewr32bers</sub>	32-bit write to erased FlexRAM location execution time	—	360	2000	360	2000	μs

Table continues on the next page...

**Table 25. NVM reliability specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
When using FlexMemory feature : FlexRAM as Emulated EEPROM						
$t_{nvmretee}$	Data retention	5	—	—	years	4
$n_{nvmwree16}$	Write endurance • EEPROM backup to FlexRAM ratio = 16	100 K	—	—	writes	5, 6, 7
$n_{nvmwree256}$	• EEPROM backup to FlexRAM ratio = 256	1.6 M	—	—	writes	

1. Data retention period per block begins upon initial user factory programming or after each subsequent erase.
2. Program and Erase for PFlash and DFlash are supported across product temperature specification in Normal Mode (not supported in HSRUN mode).
3. Cycling endurance is per DFlash or PFlash Sector.
4. Data retention period per block begins upon initial user factory programming or after each subsequent erase. Background maintenance operations during normal FlexRAM usage extend effective data retention life beyond 5 years.
5. FlexMemory write endurance specified for 16-bit and/or 32-bit writes to FlexRAM and is supported across product temperature specification in Normal Mode (not supported in HSRUN mode). Greater write endurance may be achieved with larger ratios of EEPROM backup to FlexRAM.
6. For usage of any EEE driver other than the FlexMemory feature, the endurance spec will fall back to the specified endurance value of the D-Flash specification (1K).
7. [FlexMemory calculator tool](#) is available at NXP web site for help in estimation of the maximum write endurance achievable at specific EEPROM/FlexRAM ratios. The “In Spec” portions of the online calculator refer to the NVM reliability specifications section of data sheet. This calculator is only applies to the FlexMemory feature.

### 6.3.2 QuadSPI AC specifications

The following table describes the QuadSPI electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the interface should be OFF.
- Add 50 ohm series termination on board in QuadSPI SCK for Flash A to avoid loop back reflection when using in Internal DQS (PAD Loopback) mode.
- QuadSPI trace length should be 3 inches.
- For non-Quad mode of operation if external device doesn't have pull-up feature, external pull-up needs to be added at board level for non-used pads.
- With external pull-up, performance of the interface may degrade based on load associated with external pull-up.

Table 26. QuadSPI electrical specifications (continued)


FLASH PORT	Sym	Unit	FLASH A												FLASH B					
			RUN <sup>1</sup>						HSRUN <sup>1</sup>						RUN/HSRUN <sup>2</sup>					
			SDR						SDR						SDR			DDR <sup>3</sup>		
			Internal Sampling			Internal DQS			Internal Sampling			Internal DQS			Internal Sampling			External DQS		
			N1		PAD Loopback		Internal Loopback		N1		PAD Loopback		Internal Loopback		N1		External DQS			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
SCK Duty Cycle	t <sub>SDC</sub>	ns	tSCK2 + 2.5		tSCK2 - 2.5		tSCK2 + 1.5		tSCK2 - 1.5		tSCK2 + 0.750		tSCK2 + 1.5		tSCK2 - 1.5		tSCK2 + 1.5		tSCK2 - 1.5	
Data Input Setup Time	t <sub>SI</sub>	ns	15	-	2.5	-	10	-	14	-	1.6	-	6	-	25	-	2	-	-	-
Data Input Hold Time	t <sub>HI</sub>	ns	0	-	1	-	1	-	0	-	1	-	1	-	0	-	20	-	-	-
Data Output Valid Time	t <sub>OV</sub>	ns	-	4.5	-	4.5	-	4.5	-	-	4	-	4	-	4	-	-	10	-	10
Data Output In-Valid Time	t <sub>IV</sub>	ns	-	5	-	5	-	5	-	5	-	5	-	3 <sup>5</sup>	-	5	-	5	-	5
CS to SCK Time <sup>6</sup>	t <sub>cssck</sub>	ns	5	-	5	-	5	-	5	-	5	-	5	-	5	-	10	-	10	-
SCK to CS Time <sup>7</sup>	t <sub>sckcs</sub>	ns	5	-	5	-	5	-	5	-	5	-	5	-	5	-	5	-	5	-
Output Load		pf	25		25		25		25		25		25		25		25		25	

1. See Reference Manual for details on mode settings
2. See Reference Manual for details on mode settings
3. Valid for HyperRAM only
4. RWDS(External DQS CLK) frequency
5. For operating frequency  $\leq 64$  Mhz, Output invalid time is 5 ns.
6. Program register value QuadSPI\_FLSHCR[TCSS] = 4'h2
7. Program register value QuadSPI\_FLSHCR[TCSH] = 4'h1

**Table 27. 12-bit ADC operating conditions (continued)**


Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$f_{ADCK}$	ADC conversion clock frequency	Normal usage	2	40	50	MHz	<a href="#">3, 4</a>
$f_{CONV}$	ADC conversion frequency	No ADC hardware averaging. <sup>5</sup> Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	<a href="#">6, 7</a>
		ADC hardware averaging set to 32. <sup>5</sup> Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	<a href="#">6, 7</a>

1. Typical values assume  $V_{DDA} = 5$  V, Temp = 25 °C,  $f_{ADCK} = 40$  MHz,  $R_{AS}=20 \Omega$ , and  $C_{AS}=10$  nF unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. For packages without dedicated  $V_{REFH}$  and  $V_{REFL}$  pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SS}$ . To get maximum performance, reference supply quality should be better than SAR ADC. See application note [AN5032](#) for details.
3. Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
4. ADC conversion will become less reliable above maximum frequency.
5. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
6. Numbers based on the minimum sampling time of 275 ns.
7. For guidelines and examples of conversion rate calculation, see the *Reference Manual* section 'Calibration function'

**Figure 13. ADC input impedance equivalency diagram**

**Table 37. MDIO timing specifications (continued)**

Symbol	Description	Min.	Max.	Unit
MDC1	MDC pulse width high	40%	60%	MDC period
MDC2	MDC pulse width low	40%	60%	MDC period
MDC3	MDIO (input) to MDC rising edge setup	25	—	ns
MDC4	MDIO (input) to MDC rising edge hold	0	—	ns
MDC5	MDC falling edge to MDIO output valid (maximum propagation delay)	—	25	ns
MDC6	MDC falling edge to MDIO output invalid (minimum propagation delay)	-10	—	ns

**Figure 28. MII/RMII serial management channel timing diagram**

### 6.5.7 Clockout frequency


Maximum supported clock out frequency for this device is 20 MHz

## 6.6 Debug modules


### 6.6.1 SWD electrical specofications

**Table 38. SWD electrical specifications**

Symbol	Description	Run Mode				HSRUN Mode				VLPR Mode				Unit	
		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz	
S2	SWD_CLK cycle period	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	ns	
S3	SWD_CLK clock pulse width					S2/Z + 5	S2/Z - 5	S2/Z + 5	S2/Z - 5	S2/Z + 5	S2/Z - 5	S2/Z + 5	S2/Z - 5	ns	
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns	
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns	
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns	
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns	
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns	
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns	



**Figure 32. Test clock input timing**



**Figure 33. Boundary scan (JTAG) timing**

**Table 43. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• Updated values for <math>V_{REFH}</math> and <math>V_{REFL}</math> to add reference to the section "voltage and current operating requirements" for Min and Max values</li> <li>• Updated footnote to Typ.</li> <li>• Removed footnote from RAS Analog source resistance</li> <li>• Updated figure: ADC input impedance equivalency diagram</li> <li>• In table: <b>12-bit ADC characteristics (2.7 V to 3 V)</b> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>• Updated footnote to Typ.</li> </ul> </li> <li>• In table: <b>12-bit ADC characteristics (3 V to 5.5 V)</b> (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Removed rows for <math>V_{TEMP\_S}</math> and <math>V_{TEMP25}</math></li> <li>• Removed number for TUE</li> <li>• Updated footnote to Typ.</li> </ul> </li> <li>• In table: <b>Comparator with 8-bit DAC electrical specifications</b> <ul style="list-style-type: none"> <li>• Updated Typ. of <math>I_{DDLS}</math> Supply current, Low-speed mode</li> <li>• Updated Typ. of <math>t_{DLB}</math> Propagation delay, Low-speed mode</li> <li>• Updated Typ. of <math>t_{DHSS}</math> Propagation delay, High-speed mode</li> <li>• Updated <math>t_{DLSS}</math> Propagation delay</li> <li>• Added row for <math>t_{DDAC}</math> Initialization and switching settling time</li> <li>• Updated footnote</li> </ul> </li> <li>• Updated section <b>LPSPI electrical specifications</b></li> <li>• Added section: <b>SAI electrical specifications</b></li> <li>• Updated section: <b>Ethernet AC specifications</b></li> <li>• Added section: <b>Clockout frequency</b></li> <li>• Added section: <b>Trace electrical specifications</b></li> <li>• Updated table: <b>Table 41</b> : Updated numbers for S32K142 and S32K148</li> <li>• Updated table: <b>Table 42</b> : Updated numbers for S32K148</li> <li>• Updated Document number for 32-pin QFN in topic <b>Obtaining package dimensions</b></li> </ul>
3	14 March 2017	<ul style="list-style-type: none"> <li>• In <b>Table 2</b> <ul style="list-style-type: none"> <li>• Updated min. value of <math>V_{DD\_OFF}</math></li> <li>• Added parameter <math>I_{INJSUM\_AF}</math></li> </ul> </li> <li>• Updated <b>Power mode transition operating behaviors</b></li> <li>• Updated <b>Power consumption</b></li> <li>• Updated footnote to <math>T_{SPLL\_LOCK}</math> in <b>SPLL electrical specifications</b></li> <li>• In <b>12-bit ADC electrical characteristics</b> <ul style="list-style-type: none"> <li>• Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Added typ. value to <math>I_{DDA\_ADC}</math>, TUE, DNL, and INL</li> <li>• Added min. value to <math>SMPSTS</math></li> <li>• Removed footnote 'All the parameters in this table ...'</li> </ul> </li> <li>• Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (<math>V_{REFH} = V_{DDA}</math>, <math>V_{REFL} = V_{SS}</math>) <ul style="list-style-type: none"> <li>• Added typ. value to <math>I_{DDA\_ADC}</math></li> <li>• Removed footnote 'All the parameters in this table ...'</li> </ul> </li> </ul> </li> <li>• In <b>Flash timing specifications — commands</b> updated Max. value of <math>t_{Vfykey}</math> to 33 <math>\mu</math>s</li> </ul>
4	02 June 2017	<ul style="list-style-type: none"> <li>• In section: <b>Block diagram</b>, added block diagram for S32K11x series.</li> <li>• Updated figure: <b>S32K1xx product series comparison</b>.</li> <li>• In section: <b>Selecting orderable part number</b>, added reference to attachment <b>S32K_Part_Numbers.xlsx</b>.</li> <li>• In section: <b>Ordering information</b> <ul style="list-style-type: none"> <li>• Updated figure: Ordering information.</li> </ul> </li> <li>• In <b>Table 1</b>,</li> </ul>

Table continues on the next page...

**Table 43. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> <li>• Fixed the typo in <math>R_{SW1}</math></li> <li>• In <b>LPSPI electrical specifications</b> : <ul style="list-style-type: none"> <li>• Updated <math>t_{Lead}</math> and <math>t_{Lag}</math></li> <li>• Added footnote in Figure: LPSPI slave mode timing (<math>CPHA = 0</math>) and Figure: LPSPI slave mode timing (<math>CPHA = 1</math>)</li> </ul> </li> <li>• In <b>Thermal characteristics</b> : <ul style="list-style-type: none"> <li>• Updated the name of table: Thermal characteristics for 32-pin QFN and 48/64/100/144/176-pin LQFP package</li> <li>• Deleted specs for <math>R_{\theta JC}</math> for 32 QFN package</li> <li>• Added '<math>R_{\theta JCBottom}</math>'</li> </ul> </li> </ul>
8	18 June 2018	<ul style="list-style-type: none"> <li>• In attachment 'S32K1xx_Power_Modes_Configuration': <ul style="list-style-type: none"> <li>• Updated VLPR peripherals disabled and Peripherals Enabled use case #1, using 4 Mhz for System clock, 2 Mhz for bus clock, and 1Mhz for flash.</li> </ul> </li> <li>• Removed S32K116 from Notes</li> <li>• In figure: <b>S32K1xx product series comparison</b> : <ul style="list-style-type: none"> <li>• Added note 'Availability of peripherals depends on the pin availability ...'</li> <li>• Updated 'Ambient Operation Temperature' row</li> <li>• Updated 'System RAM (including FlexRAM and MTB)' row for S32K144, S32K146, and S32K148</li> </ul> </li> <li>• In <b>Ordering information</b> : <ul style="list-style-type: none"> <li>• Updated figure for 'Y: Optional feature'</li> <li>• Updated footnote 3</li> </ul> </li> <li>• In <b>Power and ground pins</b> : <ul style="list-style-type: none"> <li>• In figure 'Power diagram', updtaed <math>V_{Flash}</math> frequency to 3.3 V</li> </ul> </li> <li>• In <b>Power mode transition operating behaviors</b> : <ul style="list-style-type: none"> <li>• Updated footnote for 'VLPS Mode: All clock sources disabled'</li> </ul> </li> <li>• In <b>Power consumption</b> : <ul style="list-style-type: none"> <li>• Added IDDs for S32K116</li> <li>• Added VLPR Peripherals enabled use case 2 at 125 °C/Typicals</li> <li>• Renamed VLPR 'Peripherals enabled' to 'Peripherals enabled use case 1'</li> <li>• Added footnote 'Data collected using RAM' to VLPR 'Peripherals disabled' and VLPR 'Peripherals enabled use case 1'</li> <li>• Updated VLPS Peripherals enabled at 25 °C/Typicals for S32K142 and S32K144 to 40 <math>\mu</math>A and 42 <math>\mu</math>A respectively</li> <li>• Added table 'VLPS additional use-case power consumption at typical conditions'</li> </ul> </li> <li>• In <b>DC electrical specifications at 3.3 V Range</b> : <ul style="list-style-type: none"> <li>• Updated naming conventions</li> <li>• Added specs for GPIO-FAST pad</li> </ul> </li> <li>• In <b>DC electrical specifications at 5.0 V Range</b> : <ul style="list-style-type: none"> <li>• Updated naming conventions</li> <li>• Added specs for GPIO-FAST pad</li> </ul> </li> <li>• In <b>AC electrical specifications at 3.3 V range</b> : <ul style="list-style-type: none"> <li>• Updated naming conventions</li> <li>• Added specs for GPIO-FAST pad</li> </ul> </li> <li>• In <b>AC electrical specifications at 5 V range</b> : <ul style="list-style-type: none"> <li>• Updated naming conventions</li> <li>• Added specs for GPIO-FAST pad</li> </ul> </li> <li>• In <b>External System Oscillator electrical specifications</b> : <ul style="list-style-type: none"> <li>• Clarified description of <math>g_{mXosc}</math></li> <li>• Updated <math>V_{IL}</math> max. to 1.15 V</li> </ul> </li> <li>• In <b>Fast internal RC Oscillator (FIRC) electrical specifications</b> :</li> </ul>

## Revision History

**Table 43. Revision History**

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"><li>• Updated specs for <math>T_{JIT}</math> Cycle-to-Cycle jitter to 300 ps</li><li>• In <a href="#">QuadSPI AC specifications</a> :<ul style="list-style-type: none"><li>• Updated specs for <math>T_{iv}</math> Data Output In-Valid Time</li><li>• In figure 'QuadSPI output timing (SDR mode) diagram', marked Invalid area</li></ul></li><li>• In <a href="#">CMP with 8-bit DAC electrical specifications</a> :<ul style="list-style-type: none"><li>• Removed '(VAIO)' from description of <math>V_{HYST0}</math></li></ul></li><li>• In <a href="#">LPSPI electrical specifications</a> :<ul style="list-style-type: none"><li>• Added note 'Undefined' in figures 'LPSPI slave mode timing (CPHA = 0)' and 'LPSPI slave mode timing (CPHA = 1)'</li></ul></li></ul>



**How to Reach Us:**

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS,ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2018 NXP B.V.

Document Number S32K1XX  
Revision 8, 06/2018

