

Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
lumber of Macrocells	32
lumber of Gates	-
Number of I/O	37
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.61×16.61)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37032p44-154jxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





# Ultra37000 CPLD Family

#### Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032V				Х		Х		
CY37064V				Х		Х		
CY37128V					Х		Х	
CY37192V						Х		Х
CY37256V						Х		Х
CY37384V							Х	Х
CY37512V							Х	Х

#### Device-Package Offering and I/O Count

Device	44- Lead TQFP	44- Lead CLCC	48- Lead FBGA	84- Lead CLCC	100- Lead TQFP	100- Lead FBGA	160- Lead TQFP	160- Lead CQFP	208- Lead PQFP	208- Lead CQFP	292- Lead PBGA	256- Lead FBGA	388- Lead PBGA	400- Lead FBGA
CY37032V	37		37											
CY37064V	37	37	37		69	69								
CY37128V				69	69	85	133							
CY37192V							125							
CY37256V							133	133	165		197	197		
CY37384V									165		197			
CY37512V									165	165	197		269	269

#### **Architecture Overview of Ultra37000 Family**

#### **Programmable Interconnect Matrix**

The PIM consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations.

The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family.

An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications.

Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software—no hand routing is necessary.  $Warp^{\otimes}$  and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.

#### Logic Block

The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to *Figure 1* for the block diagram.

#### Product Term Array

Each logic block features a 72 x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs.

Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block.

The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array.





The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

#### I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.

The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

#### Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to  $V_{\rm CC}$  or GND. For more information, see the application note *Understanding Bus-Hold—A Feature of Cypress CPLDs*.

#### Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.




Figure 2. I/O and Buried Macrocells








Figure 3. Input Macrocell




Figure 4. Input/Clock Macrocell

#### Clocking

Each I/O and buried macrocell has access to four synchronous clocks (CLK0, CLK1, CLK2 and CLK3) as well as an asynchronous product term clock PTCLK. Each input macrocell has access to all four synchronous clocks.

#### Dedicated Inputs/Clocks

Five pins on each member of the Ultra37000 family are designated as input-only. There are two types of dedicated inputs on Ultra37000 devices: input pins and input/clock pins. Figure 3 illustrates the architecture for input pins. Four input options are available for the user: combinatorial, registered, double-registered, or latched. If a registered or latched option is selected, any one of the input clocks can be selected for control

Figure 4 illustrates the architecture for the input/clock pins. Like the input pins, input/clock pins can be combinatorial, registered, double-registered, or latched. In addition, these pins feed the clocking structures throughout the device. The clock path at the input has user-configurable polarity.

#### Product Term Clocking

In addition to the four synchronous clocks, the Ultra37000 family also has a product term clock for asynchronous clocking. Each logic block has an independent product term clock which is available to all 16 macrocells. Each product term clock also supports user configurable polarity selection.

#### **Timing Model**

One of the most important features of the Ultra37000 family is the simplicity of its timing. All delays are worst case and system performance is unaffected by the features used. Figure 5 illustrates the true timing model for the 167-MHz devices in high speed mode. For combinatorial paths, any input to any output incurs a 6.5-ns worst-case delay regardless of the amount of logic used. For synchronous systems, the input set-up time to the output macrocells for any input is 3.5 ns and the clock to output time is also 4.0 ns. These measurements are for any output and synchronous clock, regardless of the logic used.

The Ultra37000 features:


- · No fanout delays
- · No expander delays
- · No dedicated vs. I/O pin delays
- · No additional delay through PIM
- No penalty for using 0–16 product terms
- · No added delay for steering product terms
- · No added delay for sharing product terms
- · No routing delays
- · No output bypass delays

The simple timing model of the Ultra37000 family eliminates unexpected performance penalties.






#### Logic Block Diagrams (continued)







#### Logic Block Diagrams (continued)







# Ultra37000 CPLD Family

#### **5.0V Device Characteristics Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage to Ground Potential ...... -0.5V to +7.0V

DC Voltage Applied to Outputs	0.5)/47.0)/
in High-Z State	–0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
DC Program Voltage	4.5 to 5.5V
Current into Outputs	16 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### Operating Range<sup>[2]</sup>

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	Output Condition	V <sub>cc</sub>	V <sub>cco</sub>
Commercial	0°C to +70°C	0°C to +90°C	5V	5V ± 0.25V	5V ± 0.25V
			3.3V	5V ± 0.25V	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	–40°C to +105°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	$5V \pm 0.5V$	$3.3V\pm0.3V$
Military <sup>[3]</sup>	–55°C to +125°C	–55°C to +130°C	5V	$5V \pm 0.5V$	5V ± 0.5V
			3.3V	5V ± 0.5V	$3.3V\pm0.3V$

#### **5.0V Device Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Cor	nditions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	$I_{OH} = -3.2 \text{ mA (Com'l/Ind)}^{[4]}$	2.4			V
			$I_{OH} = -2.0 \text{ mA } (Mil)^{[4]}$	2.4			V
V <sub>OHZ</sub>	Output HIGH Voltage with	V <sub>CC</sub> = Max.	$I_{OH} = 0  \mu A  (Com'l)^{[6]}$			4.2	V
	Output Disabled <sup>[5]</sup>		$I_{OH} = 0 \mu A (Ind/Mil)^{[6]}$			4.5	V
			$I_{OH} = -100  \mu A  (Com'I)^{[6]}$			3.6	V
			$I_{OH} = -150  \mu A  (Ind/Mil)^{[6]}$			3.6	V
$V_{OL}$	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 mA (Com'l/Ind) <sup>[4]</sup>			0.5	V
			I <sub>OL</sub> = 12 mA (Mil) <sup>[4]</sup>			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIG	GH Voltage for all Inputs <sup>[7]</sup>	2.0		$V_{CCmax}$	V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LO	W Voltage for all Inputs <sup>[7]</sup>	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$V_I$ = GND OR $V_{CC}$ , Bus-Hold	Disabled	-10		10	μА
I <sub>OZ</sub>	Output Leakage Current	$V_O$ = GND or $V_{CC}$ , Output Di	sabled, Bus-Hold Disabled	-50		50	μА
Ios	Output Short Circuit Current <sup>[5,8]</sup>	$V_{CC}$ = Max., $V_{OUT}$ = 0.5V		-30		-160	mA
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V <sub>IL</sub> = 0.8V		+75			μА
I <sub>ВНН</sub>	Input Bus-Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = 2.0V		<del>-75</del>			μА
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max.				+500	μА
Івнно	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.				-500	μА

- Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, please refer to the Application Note titled "An Introduction to In System Reprogramming with the Ultra37000."
- 3. TA is the "Instant On" case temperature.
- 4. I<sub>OH</sub> = -2 mA, I<sub>OL</sub> = 2 mA for TDO.
   5. Tested initially and after any design or process changes that may affect these parameters.
- When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.





#### Inductance<sup>[5]</sup>

Parameter	Description	Test Conditions	44- Lead TQFP	44- Lead PLCC	44- Lead CLCC	84- Lead PLCC	84- Lead CLCC	100- Lead TQFP	160- Lead TQFP	208- Lead PQFP	Unit
	Maximum Pin Inductance	V <sub>IN</sub> = 3.3V at f = 1 MHz	2	5	2	8	5	8	9	11	nH

#### Capacitance<sup>[5]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>I/O</sub>	Input/Output Capacitance	$V_{IN}$ = 3.3V at f = 1 MHz at $T_A$ = 25°C	8	pF
C <sub>CLK</sub>	Clock Signal Capacitance	$V_{IN}$ = 3.3V at f = 1 MHz at $T_A$ = 25°C	12	pF
C <sub>DP</sub>	Dual Functional Pins <sup>[9]</sup>	$V_{IN} = 3.3V$ at f = 1 MHz at $T_A = 25^{\circ}C$	16	pF


#### **Endurance Characteristics**<sup>[5]</sup>

Parameter	Description	Test Conditions	Min.	Тур.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions <sup>[2]</sup>	1,000	10,000	Cycles


#### **AC Characteristics**


#### 5.0V AC Test Loads and Waveforms





#### 3.3V AC Test Loads and Waveforms










## Switching Waveforms (continued)

## **Registered Input**









## **Power Consumption**

# Typical 5.0V Power Consumption CY37032



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 5.0V, \, T_A = Room \, Temperature$ 

#### CY37064




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 5.0V, \, T_A = Room \, Temperature$ 






# **Typical 5.0V Power Consumption** (continued) **CY37512**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 5.0V, \, T_A = Room \, Temperature$ 

# Typical 3.3V Power Consumption CY37032V




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V,\, T_A = Room\, Temperature$ 






# **Typical 3.3V Power Consumption** (continued) **CY37192V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{\rm CC}$  = 3.3V,  $T_{\rm A}$  = Room Temperature

#### CY37256V




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{\rm CC} = 3.3V,\,T_A = Room\,Temperature$ 





Pin Configurations<sup>[20]</sup> (continued)

#### 100-lead TQFP (A100) Top View







Pin Configurations<sup>[20]</sup> (continued)

# 100-ball Fine-Pitch BGA (BB100) for CY37064V Top View

	1	2	3	4	5	6	7	8	9	10
Α	NC	NC	I/O <sub>7</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	I/O <sub>62</sub>	I/O <sub>60</sub>	I/O <sub>58</sub>	I/O <sub>57</sub>	I/O <sub>56</sub>
В	I/O <sub>9</sub>	I/O <sub>8</sub>	I/O <sub>6</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>63</sub>	V <sub>CC</sub>	I/O <sub>59</sub>	I/O <sub>55</sub>	NC
С	I/O <sub>10</sub>	TCK	V <sub>CC</sub>	I/O <sub>3</sub>	NC	NC	I/O <sub>61</sub>	V <sub>CC</sub>	TDI	I/O <sub>54</sub>
D	I/O <sub>11</sub>	NC	I/O <sub>12</sub>	I/O <sub>13</sub>	I/O <sub>0</sub>	NC	I/O <sub>51</sub>	I/O <sub>52</sub>	CLK <sub>3</sub> /	I/O <sub>53</sub>
E	I/O <sub>14</sub>	CLK <sub>0</sub> /	I/O <sub>15</sub>	NC	GND	GND	I/O <sub>48</sub>	I/O <sub>49</sub>	CLK <sub>2</sub> /	I/O <sub>50</sub>
F	I/O <sub>17</sub>	NC	NC	I/O <sub>16</sub>	GND	GND	NC	NC	l <sub>2</sub>	I/O <sub>47</sub>
G	I/O <sub>22</sub>	CLK <sub>1</sub> /	I/O <sub>21</sub>	I/O <sub>19</sub>	I/O <sub>18</sub>	I/O <sub>46</sub>	I/O <sub>45</sub>	I/O <sub>44</sub>	NC	I/O <sub>43</sub>
Н	I/O <sub>23</sub>	TMS	V <sub>CC</sub>	I/O <sub>20</sub>	NC	I/O <sub>32</sub>	I/O <sub>42</sub>	V <sub>CC</sub>	TDO	I/O <sub>41</sub>
J	NC	I/O <sub>26</sub>	I/O <sub>28</sub>	NC	I/O <sub>31</sub>	I/O <sub>33</sub>	I/O <sub>35</sub>	I/O <sub>37</sub>	I/O <sub>39</sub>	I/O <sub>40</sub>
K	I/O <sub>24</sub>	I/O <sub>25</sub>	I/O <sub>27</sub>	I/O <sub>29</sub>	I/O <sub>30</sub>	I/O <sub>34</sub>	I/O <sub>36</sub>	I/O <sub>38</sub>	NC	NC

## 100-ball Fine-Pitch BGA (BB100) for CY37128V Top View


	1	2	3	4	5	6	7	8	9	10
Α	NC	I/O <sub>9</sub>	I/O <sub>8</sub>	I/O <sub>6</sub>	I/O <sub>3</sub>	I/O <sub>76</sub>	I/O <sub>74</sub>	I/O <sub>72</sub>	I/O <sub>71</sub>	I/O <sub>70</sub>
В	I/O <sub>11</sub>	I/O <sub>10</sub>	I/O <sub>7</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	I/O <sub>77</sub>	V <sub>CC</sub>	I/O <sub>73</sub>	I/O <sub>68</sub>	I/O <sub>69</sub>
С	I/O <sub>12</sub>	I/O <sub>13</sub> TCK	V <sub>CC</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>78</sub>	I/O <sub>75</sub>	V <sub>CC</sub>	I/O <sub>67</sub> TDI	I/O <sub>66</sub>
D	I/O <sub>14</sub>	NC	I/O <sub>15</sub>	I/O <sub>16</sub>	I/O <sub>0</sub>	I/O <sub>79</sub>	I/O <sub>63</sub>	I/O <sub>64</sub>	CLK <sub>3</sub> /	I/O <sub>65</sub>
E	I/O <sub>17</sub>	CLK <sub>0</sub> /	I/O <sub>18</sub>	I/O <sub>19</sub>	GND	GND	I/O <sub>60</sub>	I/O <sub>61</sub>	CLK <sub>2</sub> /	I/O <sub>62</sub>
F	I/O <sub>22</sub>	JTAG EN	I/O <sub>21</sub>	I/O <sub>20</sub>	GND	GND	I/O <sub>59</sub>	I/O <sub>58</sub>	l <sub>2</sub>	I/O <sub>57</sub>
G	I/O <sub>27</sub>	CLK <sub>1</sub> /	I/O <sub>26</sub>	I/O <sub>24</sub>	I/O <sub>23</sub>	I/O <sub>56</sub>	I/O <sub>55</sub>	I/O <sub>54</sub>	NC	I/O <sub>53</sub>
Н	I/O <sub>28</sub>	I/O <sub>33</sub> TMS	V <sub>CC</sub>	I/O <sub>25</sub>	I/O <sub>39</sub>	I/O <sub>40</sub>	I/O <sub>52</sub>	V <sub>CC</sub>	I/O <sub>47</sub> TDO	I/O <sub>51</sub>
J	I/O <sub>29</sub>	I/O <sub>32</sub>	I/O <sub>35</sub>	V <sub>CC</sub>	I/O <sub>38</sub>	I/O <sub>41</sub>	I/O <sub>43</sub>	I/O <sub>45</sub>	I/O <sub>48</sub>	I/O <sub>50</sub>
K	I/O <sub>30</sub>	I/O <sub>31</sub>	I/O <sub>34</sub>	I/O <sub>36</sub>	I/O <sub>37</sub>	I/O <sub>42</sub>	I/O <sub>44</sub>	I/O <sub>46</sub>	I/O <sub>49</sub>	NC





Pin Configurations<sup>[20]</sup> (continued)

#### 160-Lead TQFP (A160) / CQFP (U162) for CY37128(V) and CY37256(V) Top View





# Ultra37000 CPLD Family


# 3.3V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
64	143	CY37064VP44-143AC	A44	44-Lead Thin Quad Flatpack	Commercia
		CY37064VP44-143AXC	A44	44-Lead Lead Free Thin Quad Flatpack	
		CY37064VP48-143BAC	BA50	48-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-143AC	A100	100-Lead Thin Quad Flatpack	
		CY37064VP100-143AXC	A100	100-Lead Lead Free Thin Quad Flatpack	
		CY37064VP100-143BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
	100	CY37064VP44-100AC	A44	44-Lead Thin Quad Flatpack	Commercia
		CY37064VP44-100AXC	A44	44-Lead Lead Free Thin Quad Flatpack	
		CY37064VP48-100BAC	BA50	48-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-100AC	A100	100-Lead Thin Quad Flatpack	
		CY37064VP100-100AXC	A100	100-Lead Lead Free Thin Quad Flatpack	
		CY37064VP100-100BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37064VP44-100AI	A44	44-Lead Thin Quad Flatpack	Industrial
		CY37064VP44-100AXI	A44	44-Lead Lead Free Thin Quad Flatpack	
		CY37064VP48-100BAI	BA50	48-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-100BBI	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-100AI	A100	100-Lead Thin Quad Flatpack	
		CY37064VP100-100AXI	A100	100-Lead Lead Free Thin Quad Flatpack	
		5962-9952001QYA	Y67	44-Lead Ceramic Leaded Chip Carrier	Military
128	125	CY37128VP100-125AC	A100	100-Lead Thin Quad Flat Pack	Commercia
		CY37128VP100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-125BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37128VP160-125AC	A160	160-Lead Thin Quad Flat Pack	
		CY37128VP160-125AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37128VP160-125AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	
	83	CY37128VP100-83AC	A100	100-Lead Thin Quad Flat Pack	Commercia
		CY37128VP100-83AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-83BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37128VP160-83AC	A160	160-Lead Thin Quad Flat Pack	
		CY37128VP160-83AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-83AI	A100	100-Lead Thin Quad Flat Pack	Industrial
		CY37128VP100-83AXI	A100	100-Lead Lead Free Thin Quad Flat Pack	- Industrial
		CY37128VP100-83BBI	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37128VP160-83AI	A160	160-Lead Thin Quad Flat Pack	
		CY37128VP160-83AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	
		5962-9952201QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military
192	100	CY37192VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercia
192	100	CY37192VP160-100AC	A160	160-Lead Lead Free Thin Quad Flat Pack	
	66	CY37192VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercia
	00	CY37192VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	Commercia
		013/182VF 100-00AXC	A 100	100-Leau Leau Flee Hilli Quau Flat Fack	






#### 84-Lead Ceramic Leaded Chip Carrier Y84








### 160-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (24 x 24 x 1.4 mm) (TQFP) A160
















#### 208-Lead Ceramic Quad Flatpack (Cavity Up) U208



DIMENSIONS IN MM (INCH) REFERENCE JEDEC: N/A PKG. WEIGHT: 6-7gms





51-80105-\*B





# **Document History Page**

Document Title: Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Document Number: 38-03007				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106272	04/18/01	SZV	Change from Spec number: 38-00475 to 38-03007
*A	124942	03/21/03	OOR	Updated 3.3V V <sub>CC</sub> requirements for –144 speeds Added an Addendum
*B	126262	05/09/03	TEH	Changed pinout for CY37128V BB100 package
*C	128125	07/16/03	НОМ	Obsoleted following 3.3V PLCC packaged devices: CY37032VP44-143JC CY37032VP44-100JC CY37064VP44-143JC CY37064VP84-143JC CY37064VP44-100JC CY37064VP44-100JC CY37064VP84-100JI CY37064VP44-100JI CY37064VP84-100JI CY37128VP84-83JC CY37128VP84-83JI
*D	282709	See ECN	YDT	Changed package diagrams and labels for consistency Added Lead (Pb)-free logo on first page, as well as a note in Features Added Lead (Pb)-free package diagram labels Added Lead-free Parts to Ordering Information CY37032P44-200AXC, CY37032P44-200JXC, CY37032P44-154AXI, CY37032P44-154JXI, CY37032P44-125AXC, CY37032P44-125JXC, CY37064P44-200AXC, CY37064P44-200JXC, CY37064P100-200AXC, CY37064P44-154JXI, CY37064P44-200JXC, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P44-154JXI, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P100-125AXC, CY37064P44-125AXI, CY37064P100-125AXI, CY37128P84-167JXC, CY37128P100-167AXC, CY37128P160-167AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-125AXC, CY37128P100-100AXI, CY37192P160-154AXC, CY37192P160-125AXC, CY37192P160-125AXI, CY37192P160-83AXC, CY37192P160-83AXI, CY37256P160-154AXC, CY37256P160-83AXI, CY37032VP44-100JXI, CY37064VP44-100AXC, CY37032VP44-100AXI, CY37034VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP44-100AXI, CY37128VP100-83AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-83AXI, CY37128VP160-125AXI, CY37128VP160-66AXC, CY37128VP160-83AXI, CY37128VP160-125AXI, CY37128VP160-66AXC, CY37128VP160-83AXI, CY37128VP160-100AXI, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC
*E	321635	See ECN	PCX	Added Package Diagram BG292 Updated all PBGA package type information (BG292 & BG388)