

Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	8.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	32
Number of Gates	-
Number of I/O	37
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37032vp44-143axct

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032V				Х		Х		
CY37064V				Х		Х		
CY37128V					Х		Х	
CY37192V						Х		Х
CY37256V						Х		Х
CY37384V							Х	Х
CY37512V							Х	Х

### Device-Package Offering and I/O Count

Device	44- Lead TQFP	44- Lead CLCC	48- Lead FBGA	84- Lead CLCC	100- Lead TQFP	100- Lead FBGA	160- Lead TQFP	160- Lead CQFP	208- Lead PQFP	208- Lead CQFP	292- Lead PBGA	256- Lead FBGA	388- Lead PBGA	400- Lead FBGA
CY37032V	37		37											
CY37064V	37	37	37		69	69								
CY37128V				69	69	85	133							
CY37192V							125							
CY37256V							133	133	165		197	197		
CY37384V									165		197			
CY37512V									165	165	197		269	269

### **Architecture Overview of Ultra37000 Family**

### **Programmable Interconnect Matrix**

The PIM consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations.

The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family.

An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications.

Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software—no hand routing is necessary.  $Warp^{\otimes}$  and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.

### Logic Block

The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to *Figure 1* for the block diagram.

### Product Term Array

Each logic block features a 72 x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs.

Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block.

The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array.





The third programming option for Ultra37000 devices is to utilize the embedded controller or processor that already exists in the system. The Ultra37000 ISR software assists in this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option.

The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH370i devices.

For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i).


### **Third-Party Programmers**

As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family.





### Logic Block Diagrams (continued)







### **5.0V Device Characteristics Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage to Ground Potential ...... -0.5V to +7.0V

DC Voltage Applied to Outputs	0.5)/47.0)/
in High-Z State	–0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
DC Program Voltage	4.5 to 5.5V
Current into Outputs	16 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

### Operating Range<sup>[2]</sup>

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	Output Condition	V <sub>cc</sub>	V <sub>cco</sub>
Commercial	0°C to +70°C	0°C to +90°C	5V	5V ± 0.25V	5V ± 0.25V
			3.3V	5V ± 0.25V	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	–40°C to +105°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	$5V \pm 0.5V$	$3.3V\pm0.3V$
Military <sup>[3]</sup>	–55°C to +125°C	–55°C to +130°C	5V	$5V \pm 0.5V$	5V ± 0.5V
			3.3V	5V ± 0.5V	$3.3V\pm0.3V$

### **5.0V Device Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Cor	nditions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	$I_{OH} = -3.2 \text{ mA (Com'l/Ind)}^{[4]}$	2.4			V
			$I_{OH} = -2.0 \text{ mA } (Mil)^{[4]}$	2.4			V
V <sub>OHZ</sub>	Output HIGH Voltage with	V <sub>CC</sub> = Max.	$I_{OH} = 0  \mu A  (Com'l)^{[6]}$			4.2	V
	Output Disabled <sup>[5]</sup>		$I_{OH} = 0 \mu A (Ind/Mil)^{[6]}$			4.5	V
			$I_{OH} = -100  \mu A  (Com'I)^{[6]}$			3.6	V
			$I_{OH} = -150  \mu A  (Ind/Mil)^{[6]}$			3.6	V
$V_{OL}$	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 mA (Com'l/Ind) <sup>[4]</sup>			0.5	V
			I <sub>OL</sub> = 12 mA (Mil) <sup>[4]</sup>			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIG	GH Voltage for all Inputs <sup>[7]</sup>	2.0		$V_{CCmax}$	V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LO	W Voltage for all Inputs <sup>[7]</sup>	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$V_I$ = GND OR $V_{CC}$ , Bus-Hold	Disabled	-10		10	μА
I <sub>OZ</sub>	Output Leakage Current	$V_O$ = GND or $V_{CC}$ , Output Di	sabled, Bus-Hold Disabled	-50		50	μА
Ios	Output Short Circuit Current <sup>[5,8]</sup>	$V_{CC}$ = Max., $V_{OUT}$ = 0.5V		-30		-160	mA
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V <sub>IL</sub> = 0.8V		+75			μА
I <sub>ВНН</sub>	Input Bus-Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = 2.0V		<del>-75</del>			μА
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max.				+500	μА
Івнно	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.				-500	μА

- Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, please refer to the Application Note titled "An Introduction to In System Reprogramming with the Ultra37000."
- 3. TA is the "Instant On" case temperature.
- 4. I<sub>OH</sub> = -2 mA, I<sub>OL</sub> = 2 mA for TDO.
   5. Tested initially and after any design or process changes that may affect these parameters.
- When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.





Parameter	Description	Test Conditions			44-Lead CLCC				160-Lead TQFP	208-Lead PQFP	Unit
	Maximum Pin Inductance	V <sub>IN</sub> = 5.0V at f = 1 MHz	2	5	2	8	5	8	9	11	nH

### Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>I/O</sub>	Input/Output Capacitance	$V_{IN} = 5.0V$ at f = 1 MHz at $T_A = 25$ °C	10	pF
C <sub>CLK</sub>	Clock Signal Capacitance	$V_{IN}$ = 5.0V at f = 1 MHz at $T_A$ = 25°C	12	pF
C <sub>DP</sub>	Dual-Function Pins <sup>[9]</sup>	$V_{IN}$ = 5.0V at f = 1 MHz at $T_A$ = 25°C	16	pF

### **Endurance Characteristics**<sup>[5]</sup>

Parameter	Description	Test Conditions	Min.	Тур.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions <sup>[2]</sup>	1,000	10,000	Cycles

### 3.3V Device Characteristics **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage to Ground Potential ...... –0.5V to +4.6V

DC Voltage Applied to Outputs	
in High-Z State	–0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
DC Program Voltage	3.0 to 3.6V
Current into Outputs	8 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V

Latch-up Current.....> 200 mA

### Operating Range<sup>[2]</sup>

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	<b>V</b> cc <sup>[10]</sup>
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.3V
Industrial	–40°C to +85°C	–40°C to +105°C	$3.3V \pm 0.3V$
Military <sup>[3]</sup>	–55°C to +125°C	–55°C to +130°C	3.3V ± 0.3V

### 3.3V Device Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min. $I_{OH}$ = -4 mA (Com'I) <sup>[4]</sup> $I_{OH}$ = -3 mA (MiI) <sup>[4]</sup>	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min. $I_{OL}$ = 8 mA (Com'I) <sup>[4]</sup> $I_{OL}$ = 6 mA (MiI) <sup>[4]</sup>		0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs <sup>[7]</sup>		5.5	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs <sup>[7]</sup>	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$V_I$ = GND OR $V_{CC}$ , Bus-Hold Disabled	-10	10	μА
l <sub>OZ</sub>	Output Leakage Current	$V_O$ = GND or $V_{CC}$ , Output Disabled, Bus-Hold Disabled	-50	50	μА
Ios	Output Short Circuit Current <sup>[5, 8]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5V	-30	-160	mA
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V <sub>IL</sub> = 0.8V	+75		μΑ
I <sub>BHH</sub>	Input Bus-Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = 2.0V	<b>-75</b>		μΑ
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max.		+500	μА
Івнно	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.		-500	μА

<sup>9.</sup> Dual pins are I/O with JTAG pins.
10. For CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC; Operating Range: V<sub>CC</sub> is 3.3V± 0.16V.





# $\textbf{Switching Characteristics} \ \, \text{Over the Operating Range (continued)}^{[12]}$


Parameter	Description				
Product Term Clo	cking Parameters	1			
t <sub>COPT</sub> [13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output				
t <sub>SPT</sub>	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)	ns			
t <sub>HPT</sub>	Register or Latch Data Hold Time	ns			
t <sub>ISPT</sub> <sup>[13]</sup>	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock of Latch Enable (PTCLK)				
t <sub>IHPT</sub>	Buried Register Used as an Input Register or Latch Data Hold Time	ns			
t <sub>CO2PT</sub> <sup>[13, 14, 15]</sup>	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)	ns			
Pipelined Mode P	arameters	ı			
t <sub>ICS</sub> <sup>[13]</sup>	Input Register Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) to Output Register Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ )				
Operating Freque	ency Parameters				
f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback (Lesser of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[5]</sup>	MHz			
f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$ , $1/(t_{S} + t_{H})$ , or $1/t_{CO})^{[5]}$				
f <sub>MAX3</sub>	Maximum Frequency with External Feedback (Lesser of $1/(t_{CO} + t_{S})$ or $1/(t_{WL} + t_{WH})^{[5]}$	MHz			
f <sub>MAX4</sub>	Maximum Frequency in Pipelined Mode (Lesser of $1/(t_{CO} + t_{IS})$ , $1/t_{ICS}$ , $1/(t_{WL} + t_{WH})$ , $1/(t_{IS} + t_{IH})$ , or $1/t_{SCS}$ <sup>[5]</sup>				
Reset/Preset Para	ameters				
t <sub>RW</sub>	Asynchronous Reset Width <sup>[5]</sup>				
t <sub>RR</sub> <sup>[13]</sup>	Asynchronous Reset Recovery Time <sup>[5]</sup>	ns			
t <sub>RO</sub> [13, 14, 15]	Asynchronous Reset to Output				
t <sub>PW</sub>	Asynchronous Preset Width <sup>[5]</sup>				
t <sub>PR</sub> <sup>[13]</sup>	Asynchronous Preset Recovery Time <sup>[5]</sup>				
t <sub>PO</sub> <sup>[13, 14, 15]</sup>	Asynchronous Preset to Output	ns			
<b>User Option Para</b>	meters				
t <sub>LP</sub>	Low Power Adder	ns			
t <sub>SLEW</sub>	Slow Output Slew Rate Adder	ns			
t <sub>3.310</sub>	3.3V I/O Mode Timing Adder <sup>[5]</sup>				
JTAG Timing Pa	rameters	•			
t <sub>S JTAG</sub>	Set-up Time from TDI and TMS to TCK <sup>[5]</sup>				
t <sub>H JTAG</sub>	Hold Time on TDI and TMS <sup>[5]</sup>				
t <sub>CO JTAG</sub>	Falling Edge of TCK to TDO <sup>[5]</sup>				
$f_{JTAG}$	Maximum JTAG Tap Controller Frequency <sup>[5]</sup>	ns			






# Switching Waveforms (continued)


### Registered Output with Product Term Clocking Input Going Through the Array



### Registered Output with Product Term Clocking Input Coming From Adjacent Buried Register




### **Latched Output**






# **Typical 3.3V Power Consumption** (continued) **CY37064V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V,\, T_A = Room\, Temperature$ 


### CY37128V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V,\, T_A = Room\, Temperature$ 




# **Typical 3.3V Power Consumption** (continued) **CY37384V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V,\, T_A = Room\, Temperature$ 

### CY37512V




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC} = 3.3V,\, T_A = Room\, Temperature$ 






### 44-pin TQFP (A44) Top View



### 44-pin PLCC (J67) / CLCC (Y67) Top View








Pin Configurations<sup>[20]</sup> (continued)

### 208-Lead PQFP (N208) / CQFP (U208) Top View





# 3.3V Ordering Information (continued)


Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
256	100	CY37256VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256VP160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37256VP208-100NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256VP256-100BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37256VP256-100BBC	BB256	256-Ball Fine-Pitch Ball Grid Array	
		CY37256VP160-100AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37256VP160-100AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	
	66	CY37256VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37256VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37256VP256-66BBC	BB256	256-Ball Fine-Pitch Ball Grid Array	
		CY37256VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37256VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array	
		CY37256VP256-66BBI	BB256	256-Ball Fine-Pitch Ball Grid Array	
		5962-9952401QZC	U162	160-Lead Ceramic Quad Flat Pack	Military
384	83	CY37384VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37384VP256-83BGC	BG292	292-Ball Plastic Ball Grid Array	$\neg$
	66	CY37384VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37384VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37384VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37384VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array	
512	83	CY37512VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512VP256-83BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512VP352-83BGC	BG388	388-Ball Plastic Ball Grid Array	
		CY37512VP400-83BBC	BB400	400-Ball Fine-Pitch Ball Grid Array	
	66	CY37512VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512VP352-66BGC	BG388	388-Ball Plastic Ball Grid Array	
		CY37512VP400-66BBC	BB400	400-Ball Fine-Pitch Ball Grid Array	
		CY37512VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37512VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array	
		CY37512VP352-66BGI	BG388	388-Ball Plastic Ball Grid Array	
		CY37512VP400-66BBI	BB400	400-Ball Fine-Pitch Ball Grid Array	
		5962-9952601QZC	U208	208-Lead Ceramic Quad Flat Pack	Military



0.20 MAX.




### **Package Diagrams**



# 44-Lead Lead (Pb)-Free Plastic Leaded Chip Carrier J67


SEE DETAIL A










### 44-Lead Ceramic Leaded Chip Carrier Y67















### 84-Lead Ceramic Leaded Chip Carrier Y84








### 100-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (TQFP) A100








# 100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100








### 160-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (24 x 24 x 1.4 mm) (TQFP) A160
















### 208-Lead Ceramic Quad Flatpack (Cavity Up) U208



DIMENSIONS IN MM (INCH) REFERENCE JEDEC: N/A PKG. WEIGHT: 6-7gms





51-80105-\*B