



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	37
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy37064p44-125axit">https://www.e-xfl.com/product-detail/infineon-technologies/cy37064p44-125axit</a>

## Selection Guide

### 5.0V Selection Guide

#### General Information

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed ( $t_{PD}$ )	Speed ( $f_{MAX}$ )
CY37032	32	5	32	6	200
CY37064	64	5	32/64	6	200
CY37128	128	5	64/128	6.5	167
CY37192	192	5	120	7.5	154
CY37256	256	5	128/160/192	7.5	154
CY37384	384	5	160/192	10	118
CY37512	512	5	160/192/264	10	118

#### Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032	X		X		X			
CY37064	X		X		X			
CY37128		X			X	X		
CY37192			X		X		X	
CY37256			X		X		X	
CY37384					X		X	
CY37512					X	X	X	


#### Device-Package Offering and I/O Count

Device	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	160-Lead TQFP	160-Lead CQFP	208-Lead PQFP	208-Lead CQFP	292-Lead PBGA	388-Lead PBGA
CY37032	37	37										
CY37064	37	37	37	69		69						
CY37128				69	69	69	133					
CY37192							125					
CY37256							133	133	165		197	
CY37384									165		197	
CY37512									165	165	197	269

### 3.3V Selection Guide

#### General Information

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed ( $t_{PD}$ )	Speed ( $f_{MAX}$ )
CY37032V	32	5	32	8.5	143
CY37064V	64	5	32/64	8.5	143
CY37128V	128	5	64/80/128	10	125
CY37192V	192	5	120	12	100
CY37256V	256	5	128/160/192	12	100
CY37384V	384	5	160/192	15	83
CY37512V	512	5	160/192/264	15	83



**Figure 1. Logic Block with 50% Buried Macrocells**

#### *Low-Power Option*

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block basis.

#### **Product Term Allocator**

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

#### *Product Term Steering*

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will “steer” ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

#### *Product Term Sharing*

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a

variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

#### **Ultra37000 Macrocell**

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

#### *Buried Macrocell*

Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.

The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

#### I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.


The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

#### Bus Hold Capabilities on all I/Os



Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to V<sub>CC</sub> or GND. For more information, see the application note *Understanding Bus-Hold—A Feature of Cypress CPLDs*.

#### Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.








**Figure 2. I/O and Buried Macrocells**

**Logic Block Diagrams**
**CY37032/CY37032V**

**CY37064/CY37064V**


## Logic Block Diagrams (continued)

CY37512/CY37512V



Parameter <sup>[11]</sup>	V <sub>X</sub>	Output Waveform—Measurement Level
t <sub>ER</sub> (-)	1.5V	
t <sub>ER</sub> (+)	2.6V	
t <sub>EA</sub> (+)	1.5V	
t <sub>EA</sub> (-)	V <sub>the</sub>	

(d) Test Waveforms

### Switching Characteristics Over the Operating Range <sup>[12]</sup>

Parameter	Description	Unit
<b>Combinatorial Mode Parameters</b>		
t <sub>PD</sub> <sup>[13, 14, 15]</sup>	Input to Combinatorial Output	ns
t <sub>PDL</sub> <sup>[13, 14, 15]</sup>	Input to Output Through Transparent Input or Output Latch	ns
t <sub>PDLL</sub> <sup>[13, 14, 15]</sup>	Input to Output Through Transparent Input and Output Latches	ns
t <sub>EA</sub> <sup>[13, 14, 15]</sup>	Input to Output Enable	ns
t <sub>ER</sub> <sup>[11, 13]</sup>	Input to Output Disable	ns
<b>Input Register Parameters</b>		
t <sub>WL</sub>	Clock or Latch Enable Input LOW Time <sup>[8]</sup>	ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time <sup>[8]</sup>	ns
t <sub>IS</sub>	Input Register or Latch Set-up Time	ns
t <sub>IH</sub>	Input Register or Latch Hold Time	ns
t <sub>CO</sub> <sup>[13, 14, 15]</sup>	Input Register Clock or Latch Enable to Combinatorial Output	ns
t <sub>COL</sub> <sup>[13, 14, 15]</sup>	Input Register Clock or Latch Enable to Output Through Transparent Output Latch	ns
<b>Synchronous Clocking Parameters</b>		
t <sub>CO</sub> <sup>[14, 15]</sup>	Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Output	ns
t <sub>S</sub> <sup>[13]</sup>	Set-Up Time from Input to Sync. Clk (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	ns
t <sub>H</sub>	Register or Latch Data Hold Time	ns
t <sub>CO2</sub> <sup>[13, 14, 15]</sup>	Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Combinatorial Output Delay (Through Logic Array)	ns
t <sub>SCS</sub> <sup>[13]</sup>	Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable to Output Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable (Through Logic Array)	ns
t <sub>SL</sub> <sup>[13]</sup>	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK <sub>0</sub> , CLK <sub>1</sub> , CLK <sub>2</sub> , or CLK <sub>3</sub> ) or Latch Enable	ns

**Notes:**

11. t<sub>ER</sub> measured with 5-pF AC Test Load and t<sub>EA</sub> measured with 35-pF AC Test Load.
12. All AC parameters are measured with two outputs switching and 35-pF AC Test Load.
13. Logic Blocks operating in Low-Power Mode, add t<sub>LP</sub> to this spec.
14. Outputs using Slow Output Slew Rate, add t<sub>SLEW</sub> to this spec.
15. When V<sub>CCO</sub> = 3.3V, add t<sub>3.3IO</sub> to this spec.

**Switching Characteristics** Over the Operating Range <sup>[12]</sup>

Parameter	200 MHz		167 MHz		154 MHz		143 MHz		125 MHz		100 MHz		83 MHz		66 MHz		Unit
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters																	
t <sub>PD</sub> <sup>[13, 14, 15]</sup>		6		6.5		7.5		8.5		10		12		15		20	ns
t <sub>PDL</sub> <sup>[13, 14, 15]</sup>		11		12.5		14.5		16		16.5		17		19		22	ns
t <sub>PDLL</sub> <sup>[13, 14, 15]</sup>		12		13.5		15.5		17		17.5		18		20		24	ns
t <sub>EA</sub> <sup>[13, 14, 15]</sup>		8		8.5		11		13		14		16		19		24	ns
t <sub>ER</sub> <sup>[11, 13]</sup>		8		8.5		11		13		14		16		19		24	ns
Input Register Parameters																	
t <sub>WL</sub>	2.5		2.5		2.5		2.5		3		3		4		5		ns
t <sub>WH</sub>	2.5		2.5		2.5		2.5		3		3		4		5		ns
t <sub>IS</sub>	2		2		2		2		2		2.5		3		4		ns
t <sub>IH</sub>	2		2		2		2		2		2.5		3		4		ns
t <sub>ICO</sub> <sup>[13, 14, 15]</sup>		11		11		11		12.5		12.5		16		19		24	ns
t <sub>ICOL</sub> <sup>[13, 14, 15]</sup>		12		12		12		14		16		18		21		26	ns
Synchronous Clocking Parameters																	
t <sub>CO</sub> <sup>[14, 15]</sup>		4		4		4.5		6		6.5 <sup>[16]</sup>		6.5 <sup>[17]</sup>		8 <sup>[18]</sup>		10	ns
t <sub>S</sub> <sup>[13]</sup>	4		4		5		5		5.5 <sup>[16]</sup>		6 <sup>[17]</sup>		8 <sup>[18]</sup>		10		ns
t <sub>H</sub>	0		0		0		0		0		0		0		0		ns
t <sub>CO2</sub> <sup>[13, 14, 15]</sup>		9.5		10		11		12		14		16		19		24	ns
t <sub>SCS</sub> <sup>[13]</sup>	5		6		6.5		7		8 <sup>[16]</sup>		10		12		15		ns
t <sub>SL</sub> <sup>[13]</sup>	7.5		7.5		8.5		9		10		12		15		15		ns
t <sub>HL</sub>	0		0		0		0		0		0		0		0		ns
Product Term Clocking Parameters																	
t <sub>COPT</sub> <sup>[13, 14, 15]</sup>		7		10		10		13		13		13		15		20	ns
t <sub>SPT</sub>	2.5		2.5		2.5		3		5		5.5		6		7		ns
t <sub>HPT</sub>	2.5		2.5		2.5		3		5		5.5		6		7		ns
t <sub>ISPT</sub> <sup>[13]</sup>	0		0		0		0		0		0		0		0		ns
t <sub>IHPT</sub>	6		6.5		6.5		7.5		9		11		14		19		ns
t <sub>CO2PT</sub> <sup>[13, 14, 15]</sup>		12		14		15		19		19		21		24		30	ns
Pipelined Mode Parameters																	
t <sub>ICS</sub> <sup>[13]</sup>	5		6		6		7		8 <sup>[16]</sup>		10		12		15		ns
Operating Frequency Parameters																	
f <sub>MAX1</sub>	200		167		154		143		125 <sup>[16]</sup>		100		83		66		MHz
f <sub>MAX2</sub>	200		200		200		167		154		153 <sup>[17]</sup>		125 <sup>[18]</sup>		100		MHz
f <sub>MAX3</sub>	125		125		105		91		83		80 <sup>[17]</sup>		62.5		50		MHz
f <sub>MAX4</sub>	167		167		154		125		118		100		83		66		MHz
Reset/Preset Parameters																	
t <sub>RW</sub>	8		8		8		8		10		12		15		20		ns
t <sub>RR</sub> <sup>[13]</sup>	10		10		10		10		12		14		17		22		ns




**Notes:**


16. The following values correspond to the CY37512 and CY37384 devices:  $t_{CO} = 5$  ns,  $t_S = 6.5$  ns,  $t_{SCS} = 8.5$  ns,  $t_{ICS} = 8.5$  ns,  $f_{MAX1} = 118$  MHz.

17. The following values correspond to the CY37192V and CY37256V devices:  $t_{CO} = 6$  ns,  $t_S = 7$  ns,  $f_{MAX2} = 143$  MHz,  $f_{MAX3} = 77$  MHz, and  $f_{MAX4} = 100$  MHz; and for the CY37512 devices:  $t_S = 7$  ns.


18. The following values correspond to the CY37512V and CY37384V devices:  $t_{CO} = 6.5$  ns,  $t_S = 9.5$  ns, and  $f_{MAX2} = 105$  MHz.




**Switching Waveforms (continued)**
**Registered Output with Product Term Clocking Input Going Through the Array**

**Registered Output with Product Term Clocking Input Coming From Adjacent Buried Register**

**Latched Output**


**Typical 5.0V Power Consumption (continued)**
**CY37128**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
 $V_{CC} = 5.0V$ ,  $T_A = \text{Room Temperature}$

**CY37192**


The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
 $V_{CC} = 5.0V$ ,  $T_A = \text{Room Temperature}$

**Typical 3.3V Power Consumption (continued)**
**CY37064V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
 $V_{CC} = 3.3V$ ,  $T_A = \text{Room Temperature}$

**CY37128V**


The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
 $V_{CC} = 3.3V$ ,  $T_A = \text{Room Temperature}$


44-pin TQFP (A44)

Top View



44-pin PLCC (J67) / CLCC (Y67)

Top View




**Pin Configurations<sup>[20]</sup> (continued)**
**48-ball Fine-Pitch BGA (BA50)**
**Top View**

	1	2	3	4	5	6	7	8
A	I/O <sub>5</sub> TCK	V <sub>CC</sub>	I/O <sub>3</sub>	I/O <sub>1</sub>	I/O <sub>31</sub>	I/O <sub>30</sub>	V <sub>CC</sub>	I/O <sub>27</sub> TDI
B	V <sub>CC</sub>	I/O <sub>4</sub>	I/O <sub>2</sub>	I/O <sub>0</sub>	I/O <sub>29</sub>	I/O <sub>28</sub>	I/O <sub>26</sub>	CLK <sub>1</sub> /I <sub>4</sub>
C	CLK <sub>2</sub> /I <sub>0</sub>	I/O <sub>7</sub>	I/O <sub>6</sub>	GND	GND	I/O <sub>25</sub>	I/O <sub>24</sub>	I <sub>3</sub>
D	JTAG <sub>EN</sub>	I/O <sub>8</sub>	I/O <sub>9</sub>	GND	GND	I/O <sub>22</sub>	I/O <sub>23</sub>	CLK <sub>3</sub> /I <sub>2</sub>
E	CLK <sub>0</sub> /I <sub>1</sub>	I/O <sub>12</sub>	I/O <sub>11</sub>	I/O <sub>10</sub>	I/O <sub>16</sub>	I/O <sub>20</sub>	I/O <sub>21</sub>	V <sub>CC</sub>
F	I/O <sub>13</sub> TMS	V <sub>CC</sub>	I/O <sub>14</sub>	I/O <sub>15</sub>	I/O <sub>17</sub>	I/O <sub>18</sub>	V <sub>CC</sub>	I/O <sub>19</sub> TDO

**Note:**

20. For 3.3V versions (Ultra37000V), V<sub>CCO</sub> = V<sub>CC</sub>.

**84-lead PLCC (J83) / CLCC (Y84)**
**Top View**

**Note:**

21. This pin is a N/C, but Cypress recommends that you connect it to V<sub>CC</sub> to ensure future compatibility.

**Pin Configurations<sup>[20]</sup> (continued)**
**100-ball Fine-Pitch BGA (BB100) for CY37064V**
**Top View**


	1	2	3	4	5	6	7	8	9	10
A	NC	NC	I/O <sub>7</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	I/O <sub>62</sub>	I/O <sub>60</sub>	I/O <sub>58</sub>	I/O <sub>57</sub>	I/O <sub>56</sub>
B	I/O <sub>9</sub>	I/O <sub>8</sub>	I/O <sub>6</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>63</sub>	V <sub>CC</sub>	I/O <sub>59</sub>	I/O <sub>55</sub>	NC
C	I/O <sub>10</sub>	TCK	V <sub>CC</sub>	I/O <sub>3</sub>	NC	NC	I/O <sub>61</sub>	V <sub>CC</sub>	TDI	I/O <sub>54</sub>
D	I/O <sub>11</sub>	NC	I/O <sub>12</sub>	I/O <sub>13</sub>	I/O <sub>0</sub>	NC	I/O <sub>51</sub>	I/O <sub>52</sub>	CLK <sub>3</sub> / I <sub>4</sub>	I/O <sub>53</sub>
E	I/O <sub>14</sub>	CLK <sub>0</sub> / I <sub>0</sub>	I/O <sub>15</sub>	NC	GND	GND	I/O <sub>48</sub>	I/O <sub>49</sub>	CLK <sub>2</sub> / I <sub>3</sub>	I/O <sub>50</sub>
F	I/O <sub>17</sub>	NC	NC	I/O <sub>16</sub>	GND	GND	NC	NC	I <sub>2</sub>	I/O <sub>47</sub>
G	I/O <sub>22</sub>	CLK <sub>1</sub> / I <sub>1</sub>	I/O <sub>21</sub>	I/O <sub>19</sub>	I/O <sub>18</sub>	I/O <sub>46</sub>	I/O <sub>45</sub>	I/O <sub>44</sub>	NC	I/O <sub>43</sub>
H	I/O <sub>23</sub>	TMS	V <sub>CC</sub>	I/O <sub>20</sub>	NC	I/O <sub>32</sub>	I/O <sub>42</sub>	V <sub>CC</sub>	TDO	I/O <sub>41</sub>
J	NC	I/O <sub>26</sub>	I/O <sub>28</sub>	NC	I/O <sub>31</sub>	I/O <sub>33</sub>	I/O <sub>35</sub>	I/O <sub>37</sub>	I/O <sub>39</sub>	I/O <sub>40</sub>
K	I/O <sub>24</sub>	I/O <sub>25</sub>	I/O <sub>27</sub>	I/O <sub>29</sub>	I/O <sub>30</sub>	I/O <sub>34</sub>	I/O <sub>36</sub>	I/O <sub>38</sub>	NC	NC

**100-ball Fine-Pitch BGA (BB100) for CY37128V**
**Top View**

	1	2	3	4	5	6	7	8	9	10
A	NC	I/O <sub>9</sub>	I/O <sub>8</sub>	I/O <sub>6</sub>	I/O <sub>3</sub>	I/O <sub>76</sub>	I/O <sub>74</sub>	I/O <sub>72</sub>	I/O <sub>71</sub>	I/O <sub>70</sub>
B	I/O <sub>11</sub>	I/O <sub>10</sub>	I/O <sub>7</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	I/O <sub>77</sub>	V <sub>CC</sub>	I/O <sub>73</sub>	I/O <sub>68</sub>	I/O <sub>69</sub>
C	I/O <sub>12</sub>	I/O <sub>13</sub> TCK	V <sub>CC</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>78</sub>	I/O <sub>75</sub>	V <sub>CC</sub>	I/O <sub>67</sub> TDI	I/O <sub>66</sub>
D	I/O <sub>14</sub>	NC	I/O <sub>15</sub>	I/O <sub>16</sub>	I/O <sub>0</sub>	I/O <sub>79</sub>	I/O <sub>63</sub>	I/O <sub>64</sub>	CLK <sub>3</sub> / I <sub>4</sub>	I/O <sub>65</sub>
E	I/O <sub>17</sub>	CLK <sub>0</sub> / I <sub>0</sub>	I/O <sub>18</sub>	I/O <sub>19</sub>	GND	GND	I/O <sub>60</sub>	I/O <sub>61</sub>	CLK <sub>2</sub> / I <sub>3</sub>	I/O <sub>62</sub>
F	I/O <sub>22</sub>	JTAG EN	I/O <sub>21</sub>	I/O <sub>20</sub>	GND	GND	I/O <sub>59</sub>	I/O <sub>58</sub>	I <sub>2</sub>	I/O <sub>57</sub>
G	I/O <sub>27</sub>	CLK <sub>1</sub> / I <sub>1</sub>	I/O <sub>26</sub>	I/O <sub>24</sub>	I/O <sub>23</sub>	I/O <sub>56</sub>	I/O <sub>55</sub>	I/O <sub>54</sub>	NC	I/O <sub>53</sub>
H	I/O <sub>28</sub>	I/O <sub>33</sub> TMS	V <sub>CC</sub>	I/O <sub>25</sub>	I/O <sub>39</sub>	I/O <sub>40</sub>	I/O <sub>52</sub>	V <sub>CC</sub>	I/O <sub>47</sub> TDO	I/O <sub>51</sub>
J	I/O <sub>29</sub>	I/O <sub>32</sub>	I/O <sub>35</sub>	V <sub>CC</sub>	I/O <sub>38</sub>	I/O <sub>41</sub>	I/O <sub>43</sub>	I/O <sub>45</sub>	I/O <sub>48</sub>	I/O <sub>50</sub>
K	I/O <sub>30</sub>	I/O <sub>31</sub>	I/O <sub>34</sub>	I/O <sub>36</sub>	I/O <sub>37</sub>	I/O <sub>42</sub>	I/O <sub>44</sub>	I/O <sub>46</sub>	I/O <sub>49</sub>	NC


Package Diagrams (continued)

84-Lead Ceramic Leaded Chip Carrier Y84




Package Diagrams (continued)

100-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (TQFP) A100



DIMENSIONS ARE IN MILLIMETERS.




DETAIL A


NOTE: PKG. CAN HAVE



OR



51-85048-\*B







## Package Diagrams (continued)

### 100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100

TOP VIEW


BOTTOM VIEW



51-85107-B

Package Diagrams (continued)


208-Lead Plastic Quad Flatpack N208



51-85069-\*B

## Package Diagrams (continued)


### 208-Lead Ceramic Quad Flatpack (Cavity Up) U208




DIMENSIONS IN MM (INCH)

REFERENCE JEDEC: N/A


PKG. WEIGHT: 6-7gms



DETAIL A



51-80105-B

**Package Diagrams (continued)**
**400-Ball FBGA (21 x 21 x 1.4 mm) BB400**


ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp Professional*, *Warp Enterprise*, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

**Addendum****3.3V Operating Range****(CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC)**

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.16V