

Welcome to E-XFL.COM

### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

### Details

E·XFI

Product Status	Obsolete
Programmable Type	In-System Reprogrammable <sup>™</sup> (ISR <sup>™</sup> ) CMOS
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	69
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37064p84-125jc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








Figure 1. Logic Block with 50% Buried Macrocells

### Low-Power Option

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block by logic block basis.

### **Product Term Allocator**

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

### Product Term Steering

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will "steer" ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

### Product Term Sharing

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

#### Ultra37000 Macrocell

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

#### Buried Macrocell

*Figure 2* displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.





The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

#### I/O Macrocell

*Figure 2* illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.


The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

### Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to  $V_{CC}$  or GND. For more information, see the application note Understanding Bus-Hold—A Feature of Cypress CPLDs.

#### Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.







The third programming option for Ultra37000 devices is to utilize the embedded controller or processor that already exists in the system. The Ultra37000 ISR software assists in this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option. The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH370i devices.

For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i).

### **Third-Party Programmers**


As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family.






## Logic Block Diagrams

### CY37032/CY37032V










## Logic Block Diagrams (continued)







## **5.0V Device Characteristics Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

### **Operating Range**<sup>[2]</sup>

DC Voltage Applied to Outputs in High-Z State	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
DC Program Voltage	4.5 to 5.5V
Current into Outputs	16 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	Output Condition	V <sub>cc</sub>	V <sub>CCO</sub>
Commercial	0°C to +70°C	0°C to +90°C	5V	$5V\pm0.25V$	$5V\pm0.25V$
			3.3V	$5V\pm0.25V$	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	–40°C to +105°C	5V	$5V\pm0.5V$	$5V\pm0.5V$
			3.3V	$5V\pm0.5V$	$3.3V\pm0.3V$
Military <sup>[3]</sup>	–55°C to +125°C	–55°C to +130°C	5V	$5V\pm0.5V$	$5V\pm0.5V$
			3.3V	$5V\pm0.5V$	$3.3V\pm0.3V$

### 5.0V Device Electrical Characteristics Over the Operating Range

Parameter	Description	Test Co	Min.	Тур.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	I <sub>OH</sub> = -3.2 mA (Com'l/Ind) <sup>[4]</sup>	2.4			V
			I <sub>OH</sub> = –2.0 mA (Mil) <sup>[4]</sup>	2.4			V
V <sub>OHZ</sub>	Output HIGH Voltage with	V <sub>CC</sub> = Max.	I <sub>OH</sub> = 0 μA (Com'I) <sup>[6]</sup>			4.2	V
	Output Disabled <sup>[5]</sup>		I <sub>OH</sub> = 0 μA (Ind/Mil) <sup>[6]</sup>			4.5	V
			I <sub>OH</sub> = –100 μA (Com'l) <sup>[6]</sup>			3.6	V
1			I <sub>OH</sub> = –150 μA (Ind/Mil) <sup>[6]</sup>			3.6	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 mA (Com'l/Ind) <sup>[4]</sup>			0.5	V
			I <sub>OL</sub> = 12 mA (Mil) <sup>[4]</sup>			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical H	IGH Voltage for all Inputs <sup>[7]</sup>	2.0		V <sub>CCmax</sub>	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical L	OW Voltage for all Inputs <sup>[7]</sup>	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	V <sub>I</sub> = GND OR V <sub>CC</sub> , Bus-Ho	d Disabled	-10		10	μA
I <sub>OZ</sub>	Output Leakage Current	V <sub>O</sub> = GND or V <sub>CC</sub> , Output [	Disabled, Bus-Hold Disabled	-50		50	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5, 8]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5V		-30		-160	mA
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V <sub>IL</sub> = 0.8V		+75			μA
I <sub>BHH</sub>	Input Bus-Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = 2.0V		-75			μA
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max.				+500	μA
I <sub>BHHO</sub>	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.				-500	μA

Notes:

Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, please refer to the Application Note titled "An Introduction to In System Reprogramming with the Ultra37000."

3. T<sub>A</sub> is the "Instant On" case temperature.

I<sub>OH</sub> = −2 mA, I<sub>OL</sub> = 2 mA for TDO.
Tested initially and after any design or process changes that may affect these parameters.

6. When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.

7. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.

Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.





### Inductance<sup>[5]</sup>

Parameter	Description	Test Conditions	44- Lead TQFP	44- Lead PLCC	44- Lead CLCC	84- Lead PLCC	84- Lead CLCC	100- Lead TQFP	160- Lead TQFP	208- Lead PQFP	Unit
	Maximum Pin Inductance	V <sub>IN</sub> = 3.3V at f = 1 MHz	2	5	2	8	5	8	9	11	nH


### Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>I/O</sub>	Input/Output Capacitance	$V_{IN}$ = 3.3V at f = 1 MHz at T <sub>A</sub> = 25°C	8	pF
C <sub>CLK</sub>	Clock Signal Capacitance	$V_{IN}$ = 3.3V at f = 1 MHz at T <sub>A</sub> = 25°C	12	pF
C <sub>DP</sub>	Dual Functional Pins <sup>[9]</sup>	$V_{IN}$ = 3.3V at f = 1 MHz at T <sub>A</sub> = 25°C	16	pF

### Endurance Characteristics<sup>[5]</sup>

Parameter	Description	Test Conditions	Min.	Тур.	Unit
Ν	Minimum Reprogramming Cycles	Normal Programming Conditions <sup>[2]</sup>	1,000	10,000	Cycles

## **AC Characteristics**







## Switching Characteristics Over the Operating Range [12]

	200	MHz	167	MHz	154	MHz	143	MHz	125	MHz	100	٨Hz	83 M	Hz	66 I		
Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	Unit
Combinatorial	Mode	e Para	amete	rs													
t <sub>PD</sub> <sup>[13, 14, 15]</sup>		6		6.5		7.5		8.5		10		12		15		20	ns
t <sub>PDL</sub> <sup>[13, 14, 15]</sup>		11		12.5		14.5		16		16.5		17		19		22	ns
t <sub>PDLL</sub> [13, 14, 15]		12		13.5		15.5		17		17.5		18		20		24	ns
t <sub>EA</sub> <sup>[13, 14, 15]</sup>		8		8.5		11		13		14		16		19		24	ns
t <sub>ER</sub> <sup>[11, 13]</sup>		8		8.5		11		13		14		16		19		24	ns
Input Register	Para	meter	'S		•							•					
t <sub>WL</sub>	2.5		2.5		2.5		2.5		3		3		4		5		ns
t <sub>WH</sub>	2.5		2.5		2.5		2.5		3		3		4		5		ns
t <sub>IS</sub>	2		2		2		2		2		2.5		3		4		ns
t <sub>IH</sub>	2		2		2		2		2		2.5		3		4		ns
t <sub>ICO</sub> <sup>[13, 14, 15]</sup>		11		11		11		12.5		12.5		16		19		24	ns
t <sub>ICOL</sub> [13, 14, 15]		12		12		12		14		16		18		21		26	ns
Synchronous	Clock	ing P	aram	eters													
t <sub>CO</sub> <sup>[14, 15]</sup>		4		4		4.5		6		6.5 <sup>[16]</sup>		6.5 <sup>[17]</sup>		8 <sup>[18]</sup>		10	ns
t <sub>S</sub> <sup>[13]</sup>	4		4		5		5		5.5 <sup>[16]</sup>		6 <sup>[17]</sup>		8 <sup>[18]</sup>		10		ns
t <sub>H</sub>	0		0		0		0		0		0		0		0		ns
t <sub>CO2</sub> <sup>[13, 14, 15]</sup>		9.5		10		11		12		14		16		19		24	ns
t <sub>SCS</sub> <sup>[13]</sup>	5		6		6.5		7		8 <sup>[16]</sup>		10		12		15		ns
t <sub>SL</sub> <sup>[13]</sup>	7.5		7.5		8.5		9		10		12		15		15		ns
t <sub>HL</sub>	0		0		0		0		0		0		0		0		ns
Product Term		king P	aram	eters													
t <sub>COPT</sub> [13, 14, 15]		7		10		10		13		13		13		15		20	ns
t <sub>SPT</sub>	2.5		2.5		2.5		3		5		5.5		6		7		ns
t <sub>HPT</sub>	2.5		2.5		2.5		3		5		5.5		6		7		ns
t <sub>ISPT</sub> <sup>[13]</sup>	0		0		0		0		0		0		0		0		ns
t <sub>IHPT</sub>	6		6.5		6.5		7.5		9		11		14		19		ns
t <sub>CO2PT</sub> <sup>[13, 14, 15]</sup>		12		14		15		19		19		21		24		30	ns
Pipelined Mo	de Pa	rame	ters					1									L
t <sub>ICS</sub> <sup>[13]</sup>	5		6		6		7		8 <sup>[16]</sup>		10		12		15		ns
Operating Free		cy Pa		ers													
f <sub>MAX1</sub>	200		167		154		143		125 <sup>[16]</sup>		100		83		66		MHz
f <sub>MAX2</sub>	200		200		200		167		154		153 <sup>[17]</sup>		125 <sup>[18]</sup>		100		MHz
f <sub>MAX3</sub>	125		125		105		91		83		80 <sup>[17]</sup>		62.5		50		MHz
f <sub>MAX4</sub>	167		167		154		125		118		100		83		66		MHz
Reset/Preset F	Param	eters															
t <sub>RW</sub>	8		8		8		8		10		12		15		20		ns
t <sub>RR</sub> <sup>[13]</sup>	10		10		10		10		12		14		17		22		ns


Notes:


16. The following values correspond to the CY37512 and CY37384 devices:  $t_{CO} = 5$  ns,  $t_{SC} = 6.5$  ns,  $t_{SCS} = 8.5$  ns,  $t_{ICS} = 8.5$  ns,  $f_{MAX1} = 118$  MHz. 17. The following values correspond to the CY37192V and CY37256V devices:  $t_{CO} = 6$  ns,  $t_{S} = 7$  ns,  $f_{MAX2} = 143$  MHz,  $f_{MAX3} = 77$  MHz, and  $f_{MAX4} = 100$  MHz; and for the CY37512 devices:  $t_{S} = 7$  ns. 18. The following values correspond to the CY37512V and CY37384V devices:  $t_{CO} = 6.5$  ns,  $t_{S} = 9.5$  ns, and  $f_{MAX2} = 105$  MHz.





## Switching Waveforms (continued)












Typical 5.0V Power Consumption (continued) CY37512




EAD-FRE

The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 5.0V,  $T_{A}$  = Room Temperature











Typical 3.3V Power Consumption (continued) CY37064V




EAD-FRE

The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 3.3V,  $T_{A}$  = Room Temperature

CY37128V











Typical 3.3V Power Consumption (continued) CY37192V




EAD-FRE

The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{CC}$  = 3.3V,  $T_{A}$  = Room Temperature










CYPRESS-


Pin Configurations<sup>[20]</sup> (continued)








Pin Configurations<sup>[20]</sup> (continued)







Pin Configurations<sup>[20]</sup> (continued)







Pin Configurations<sup>[20]</sup> (continued)

## 388-Lead PBGA (BG388)

Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	GND	I/O <sub>19</sub>	I/O <sub>15</sub>	I/O <sub>13</sub>	I/O <sub>34</sub>	I/O <sub>31</sub>	I/O <sub>28</sub>	I/O <sub>25</sub>	I/O <sub>10</sub>	I/O <sub>7</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>263</sub>	I/O <sub>260</sub>	I/O <sub>257</sub>	I/O <sub>254</sub>	I/O <sub>239</sub>	I/O <sub>237</sub>	I/O <sub>232</sub>	I/O <sub>229</sub>	I/O <sub>250</sub>	I/O <sub>248</sub>	I/O <sub>244</sub>	GND	GND
в	GND	NC	I/O <sub>18</sub>	I/O <sub>17</sub>	I/O <sub>14</sub>	I/O <sub>35</sub>	I/O <sub>32</sub>	I/O <sub>29</sub>	I/O <sub>26</sub>	I/O <sub>11</sub>	I/O <sub>8</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	V <sub>CC</sub>	I/O <sub>261</sub>	I/O <sub>258</sub>	I/O <sub>255</sub>	I/O <sub>252</sub>	I/O <sub>234</sub>	I/O <sub>231</sub>	I/O <sub>228</sub>	I/O <sub>249</sub>	I/O <sub>246</sub>	I/O <sub>245</sub>	I/O <sub>240</sub>	GND
С	I/O <sub>23</sub>	I/O <sub>38</sub>	I/O <sub>37</sub>	I/O <sub>16</sub>	I/O <sub>12</sub>	I/O <sub>33</sub>	I/O <sub>30</sub>	I/O <sub>27</sub>	I/O <sub>24</sub>	I/O <sub>9</sub>	I/O <sub>6</sub>	I/O <sub>3</sub>	I/O <sub>0</sub>	I/O <sub>262</sub>	I/O <sub>259</sub>	I/O <sub>256</sub>	I/O <sub>253</sub>	I/O <sub>238</sub>	I/O <sub>235</sub>	I/O <sub>233</sub>	I/O <sub>230</sub>	I/O <sub>251</sub>	I/O <sub>247</sub>	I/O <sub>225</sub>	I/O <sub>224</sub>	I/O <sub>227</sub>
D	I/O <sub>39</sub>	I/O <sub>40</sub>	I/O <sub>36</sub>	NC	NC	I/O <sub>21</sub>	I/O <sub>20</sub>	V <sub>CCO</sub>	V <sub>CCO</sub>	NC	GND	GND	V <sub>CCO</sub>	V <sub>CCO</sub>	GND	GND	NC	V <sub>CCO</sub>	V <sub>CCO</sub>	I/O <sub>236</sub>	I/O <sub>243</sub>	NC	NC	I/O <sub>226</sub>	I/O <sub>222</sub>	I/O <sub>223</sub>
Е	I/O <sub>42</sub>	тск	I/O <sub>41</sub>	NC																			NC	TDI	I/O <sub>221</sub>	I/O <sub>220</sub>
F	I/O <sub>45</sub>	I/O <sub>44</sub>	I/O <sub>43</sub>	I/O <sub>22</sub>																			I/O <sub>242</sub>	I/O <sub>219</sub>	I/O <sub>218</sub>	I/O <sub>217</sub>
G	I/O <sub>48</sub>	I/O <sub>47</sub>	I/O <sub>46</sub>	I/O <sub>63</sub>																			I/O <sub>241</sub>	I/O <sub>216</sub>	I/O <sub>215</sub>	I/O <sub>214</sub>
Н	I/O <sub>49</sub>	I/O <sub>50</sub>	I/O <sub>51</sub>	V <sub>CCO</sub>																			V <sub>CCO</sub>	I/O <sub>211</sub>	I/O <sub>212</sub>	I/O <sub>213</sub>
J	I/O <sub>52</sub>	I/O <sub>53</sub>	I/O <sub>54</sub>	V <sub>CCO</sub>																			V <sub>CCO</sub>	I/O <sub>208</sub>	I/O <sub>209</sub>	I/O <sub>210</sub>
к	I/O <sub>55</sub>	I/O <sub>56</sub>	I/O <sub>57</sub>	NC																			NC	I/O <sub>205</sub>	I/O <sub>206</sub>	I/O <sub>207</sub>
L	10	I/O <sub>59</sub>	I/O <sub>58</sub>	GND							GND	GND	GND	GND	GND	GND							GND	I/O <sub>204</sub>	14	I/O <sub>197</sub>
М	I/O <sub>61</sub>	I/O <sub>60</sub>	11	GND							GND	GND	GND	GND	GND	GND							GND	13	I/O <sub>203</sub>	I/O <sub>202</sub>
Ν	I/O <sub>64</sub>	$V_{CC}$	I/O <sub>62</sub>	V <sub>CCO</sub>							GND	GND	GND	GND	GND	GND							V <sub>CCO</sub>	I/O <sub>201</sub>	I/O <sub>200</sub>	I/O <sub>199</sub>
Ρ	I/O <sub>65</sub>	I/O <sub>66</sub>	I/O <sub>67</sub>	V <sub>CCO</sub>							GND	GND	GND	GND	GND	GND							V <sub>CCO</sub>	I/O <sub>196</sub>	$V_{CC}$	I/O <sub>198</sub>
R	I/O <sub>68</sub>	I/O <sub>69</sub>	I/O <sub>70</sub>	GND							GND	GND	GND	GND	GND	GND							GND	I/O <sub>193</sub>	I/O <sub>194</sub>	I/O <sub>195</sub>
т	I/O <sub>71</sub>	I/O <sub>84</sub>	I/O <sub>85</sub>	GND							GND	GND	GND	GND	GND	GND							GND	I/O <sub>178</sub>	I/O <sub>179</sub>	I/O <sub>192</sub>
U	I/O <sub>88</sub>	I/O <sub>87</sub>	I/O <sub>86</sub>	NC																			NC	I/O <sub>177</sub>	I/O <sub>176</sub>	I/O <sub>175</sub>
V	I/O <sub>91</sub>	I/O <sub>90</sub>	I/O <sub>89</sub>	V <sub>CCO</sub>																			V <sub>CCO</sub>	I/O <sub>174</sub>	I/O <sub>173</sub>	I/O <sub>172</sub>
W	I/O <sub>94</sub>	I/O <sub>93</sub>	I/O <sub>92</sub>	V <sub>CCO</sub>																			V <sub>CCO</sub>	I/O <sub>171</sub>	I/O <sub>170</sub>	I/O <sub>169</sub>
Y	I/O <sub>95</sub>	I/O <sub>72</sub>	I/O <sub>73</sub>	I/O <sub>110</sub>																			I/O <sub>153</sub>	I/O <sub>190</sub>	I/O <sub>191</sub>	I/O <sub>168</sub>
AA	I/O <sub>74</sub>	I/O <sub>75</sub>	I/O <sub>76</sub>	I/O <sub>111</sub>																			I/O <sub>152</sub>	I/O <sub>187</sub>	I/O <sub>188</sub>	I/O <sub>189</sub>
AB	I/O <sub>77</sub>	I/O <sub>78</sub>	I/O <sub>79</sub>	N/C																			NC	I/O <sub>184</sub>	I/O <sub>185</sub>	I/O <sub>186</sub>
AC	I/O <sub>81</sub>	I/O <sub>80</sub>	I/O <sub>108</sub>	N/C	NC	I/O <sub>112</sub>	I/O <sub>113</sub>	V <sub>CCO</sub>	V <sub>CCO</sub>	NC	GND	GND	V <sub>CCO</sub>	V <sub>CCO</sub>	GND	GND	NC	$V_{CCO}$	V <sub>CCO</sub>	I/O <sub>150</sub>	I/O <sub>151</sub>	NC	NC	I/O <sub>155</sub>	I/O <sub>183</sub>	I/O <sub>182</sub>
AD	I/O <sub>109</sub>	I/O <sub>82</sub>	I/O <sub>83</sub>	I/O <sub>117</sub>	I/O <sub>97</sub>	I/O <sub>100</sub>	I/O <sub>102</sub>	I/O <sub>105</sub>	I/O <sub>120</sub>	I/O <sub>123</sub>	I/O <sub>126</sub>	I/O <sub>129</sub>	12	I/O <sub>133</sub>	I/O <sub>136</sub>	I/O <sub>139</sub>	I/O <sub>142</sub>	I/O <sub>157</sub>	I/O <sub>159</sub>	I/O <sub>161</sub>	I/O <sub>163</sub>	I/O <sub>166</sub>	I/O <sub>146</sub>	I/O <sub>180</sub>	I/O <sub>181</sub>	I/O <sub>154</sub>
AE	GND	NC	I/O <sub>115</sub>	I/O <sub>116</sub>	I/O <sub>119</sub>	I/O <sub>98</sub>	I/O <sub>101</sub>	I/O <sub>103</sub>	I/O <sub>106</sub>	I/O <sub>121</sub>	I/O <sub>124</sub>	I/O <sub>127</sub>	$V_{\rm CC}$	I/O <sub>130</sub>	I/O <sub>134</sub>	I/O <sub>137</sub>	I/O <sub>140</sub>	I/O <sub>143</sub>	I/O <sub>160</sub>	I/O <sub>162</sub>	I/O <sub>165</sub>	I/O <sub>144</sub>	I/O <sub>147</sub>	I/O <sub>148</sub>	NC	GND
AF	GND	GND	I/O <sub>114</sub>	I/O <sub>118</sub>	I/O <sub>96</sub>	I/O <sub>99</sub>	TMS	I/O <sub>104</sub>	I/O <sub>107</sub>	I/O <sub>122</sub>	I/O <sub>125</sub>	I/O <sub>128</sub>	I/O <sub>131</sub>	I/O <sub>132</sub>	I/O <sub>135</sub>	I/O <sub>138</sub>	I/O <sub>141</sub>	I/O <sub>156</sub>	I/O <sub>158</sub>	TDO	I/O <sub>164</sub>	I/O <sub>167</sub>	I/O <sub>145</sub>	I/O <sub>149</sub>	GND	GND






## 5.0V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
64	154	CY37064P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P84-154JC	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-154AC	100-Lead Thin Quad Flat Pack		
		CY37064P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37064P44-154AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37064P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P44-154JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37064P84-154JI	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-154AI	A100	100-Lead Thin Quad Flat Pack	
		5962-9951902QYA	Y67	44-Lead Ceramic Leadless Chip Carrier	Military
	125	CY37064P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-125AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	_
		CY37064P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	_
		CY37064P44-125JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37064P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	_
		CY37064P100-125AC	A100	100-Lead Thin Quad Flat Pack	_
		CY37064P100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	_
		CY37064P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37064P44-125AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	_
		CY37064P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier	_
	CY37064P84-125JI J83 84-Lead Plastic Leaded Chip Carrier				
		CY37064P100-125AI	A100	100-Lead Thin Quad Flat Pack	
		CY37064P100-125AXI	A100	100-Lead Lead Free Thin Quad Flat Pack	7
		5962-9951901QYA	Y67	44-Lead Ceramic Leadless Chip Carrier	Military





## Package Diagrams




44-Lead Lead (Pb)-Free Plastic Leaded Chip Carrier J67

DIMENSIONS IN INCHES MIN. 000 SEATING PLANE ٥ PIN #1 IDånar 39 1 0.013 0.023 <u>0.650</u> 0.658 <u>0.685</u> 0.695 ł 0.590 0.630 0045 0055 1 Ŧ **p** 5ð 0.023 0.033 28 18 0.020 NIN <u>0.650</u> 0.658 - | <u>0.090</u> 0.120 0.165 0.180 <u>0.685</u> 0.695 51-85003-\*A





Package Diagrams (continued)




### Document #: 38-03007 Rev. \*E





## Package Diagrams (continued)



256-Ball FBGA (17 x 17 mm) BB256

51-85108-\*F