



Welcome to **E-XFL.COM** 

**Understanding Embedded - CPLDs (Complex Programmable Logic Devices)** 

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

Details	
Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	69
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37128p100-125axit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





#### Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032V				Х		Х		
CY37064V				Х		Х		
CY37128V					Х		Х	
CY37192V						Х		Х
CY37256V						Х		Х
CY37384V							Х	Х
CY37512V							Х	Х

#### Device-Package Offering and I/O Count

Device	44- Lead TQFP	44- Lead CLCC	48- Lead FBGA	84- Lead CLCC	100- Lead TQFP	100- Lead FBGA	160- Lead TQFP	160- Lead CQFP	208- Lead PQFP	208- Lead CQFP	292- Lead PBGA	256- Lead FBGA	388- Lead PBGA	400- Lead FBGA
CY37032V	37		37											
CY37064V	37	37	37		69	69								
CY37128V				69	69	85	133							
CY37192V							125							
CY37256V							133	133	165		197	197		
CY37384V									165		197			
CY37512V									165	165	197		269	269

#### **Architecture Overview of Ultra37000 Family**

#### **Programmable Interconnect Matrix**

The PIM consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations.

The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family.

An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications.

Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software—no hand routing is necessary.  $Warp^{\otimes}$  and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.

#### Logic Block

The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to *Figure 1* for the block diagram.

#### Product Term Array

Each logic block features a 72 x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs.

Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block.

The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array.





resources for pinout flexibility, and a simple timing model for consistent system performance.

#### 

#### REGISTERED SIGNAL




Figure 5. Timing Model for CY37128

#### JTAG and PCI Standards

#### **PCI Compliance**

5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family's simple and predictable timing model ensures compliance with the PCI AC specifications independent of the design.

#### **IEEE 1149.1-compliant JTAG**

The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR.

#### Boundary Scan

The Ultra37000 family supports Bypass, Sample/Preload, Extest, Idcode, and Usercode boundary scan instructions. The JTAG interface is shown in *Figure 6*.




Figure 6. JTAG Interface

#### In-System Reprogramming (ISR)

In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing

#### **Development Software Support**

#### Warp

Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis.

#### Warp Professional™

*Warp* Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes.

#### Warp Enterprise™

Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simulation as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches.

Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the Warp for PC, Warp for UNIX, Warp Professional and Warp Enterprise data sheets on Cypress's web site (www.cypress.com).

#### **Third-Party Software**

Although *Warp* is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors.

#### **Programming**


There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configuration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the ISR Programming Kit data sheet (CY3700i).

The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information.





#### Logic Block Diagrams (continued)







#### **5.0V Device Characteristics Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage to Ground Potential ...... -0.5V to +7.0V

DC Voltage Applied to Outputs	0.5)/47.0)/
in High-Z State	–0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
DC Program Voltage	4.5 to 5.5V
Current into Outputs	16 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### Operating Range<sup>[2]</sup>

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	Output Condition	V <sub>cc</sub>	V <sub>cco</sub>
Commercial	0°C to +70°C	0°C to +90°C	5V	5V ± 0.25V	5V ± 0.25V
			3.3V	5V ± 0.25V	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	–40°C to +105°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	$5V \pm 0.5V$	$3.3V\pm0.3V$
Military <sup>[3]</sup>	–55°C to +125°C	–55°C to +130°C	5V	$5V \pm 0.5V$	5V ± 0.5V
			3.3V	5V ± 0.5V	$3.3V\pm0.3V$

#### **5.0V Device Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Cor	nditions	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	$I_{OH} = -3.2 \text{ mA (Com'l/Ind)}^{[4]}$	2.4			V
			$I_{OH} = -2.0 \text{ mA } (Mil)^{[4]}$	2.4			V
V <sub>OHZ</sub>	Output HIGH Voltage with	V <sub>CC</sub> = Max.	$I_{OH} = 0  \mu A  (Com'l)^{[6]}$			4.2	V
	Output Disabled <sup>[5]</sup>		$I_{OH} = 0 \mu A (Ind/Mil)^{[6]}$			4.5	V
			$I_{OH} = -100  \mu A  (Com'I)^{[6]}$			3.6	V
			$I_{OH} = -150  \mu A  (Ind/Mil)^{[6]}$			3.6	V
$V_{OL}$	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 mA (Com'l/Ind) <sup>[4]</sup>			0.5	V
			I <sub>OL</sub> = 12 mA (Mil) <sup>[4]</sup>			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIG	GH Voltage for all Inputs <sup>[7]</sup>	2.0		$V_{CCmax}$	V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LO	W Voltage for all Inputs <sup>[7]</sup>	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$V_I$ = GND OR $V_{CC}$ , Bus-Hold	Disabled	-10		10	μА
I <sub>OZ</sub>	Output Leakage Current	$V_O$ = GND or $V_{CC}$ , Output Di	sabled, Bus-Hold Disabled	-50		50	μА
Ios	Output Short Circuit Current <sup>[5,8]</sup>	$V_{CC}$ = Max., $V_{OUT}$ = 0.5V		-30		-160	mA
I <sub>BHL</sub>	Input Bus-Hold LOW Sustaining Current	V <sub>CC</sub> = Min., V <sub>IL</sub> = 0.8V		+75			μА
I <sub>ВНН</sub>	Input Bus-Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = 2.0V		<del>-75</del>			μА
I <sub>BHLO</sub>	Input Bus-Hold LOW Overdrive Current	V <sub>CC</sub> = Max.				+500	μА
Івнно	Input Bus-Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.				-500	μА

- Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, please refer to the Application Note titled "An Introduction to In System Reprogramming with the Ultra37000."
- 3. TA is the "Instant On" case temperature.
- 4. I<sub>OH</sub> = -2 mA, I<sub>OL</sub> = 2 mA for TDO.
   5. Tested initially and after any design or process changes that may affect these parameters.
- When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.






### $\textbf{Switching Characteristics} \ \, \text{Over the Operating Range (continued)}^{[12]}$


	200	MHz	167	MHz	154	MHz	143	MHz	125 I	MHz	100 N	ИHz	83 M	Hz	66 1	ИHz	
Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
t <sub>RO</sub> <sup>[13, 14, 15]</sup>		12		13		13		14		15		18		21		26	ns
$t_{PW}$	8		8		8		8		10		12		15		20		ns
t <sub>PR</sub> <sup>[13]</sup>	10		10		10		10		12		14		17		22		ns
t <sub>PO</sub> <sup>[13, 14, 15]</sup>		12		13		13		14		15		18		21		26	ns
User Option P	aram	eters															•
t <sub>LP</sub>		2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t <sub>SLEW</sub>		3		3		3		3		3		3		3		3	ns
t <sub>3.31O</sub> <sup>[19]</sup>		0.3		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
JTAG Timing F	Paran	neters															•
t <sub>S JTAG</sub>	0		0		0		0		0		0		0		0		ns
t <sub>H JTAG</sub>	20		20		20		20		20		20		20		20		ns
t <sub>CO JTAG</sub>		20		20		20		20		20		20		20		20	ns
$f_{JTAG}$		20		20		20		20		20		20		20		20	MHz

### **Switching Waveforms**

#### **Combinatorial Output**



#### **Registered Output with Synchronous Clocking**



#### Note:


19. Only applicable to the 5V devices.






### Switching Waveforms (continued)


### Registered Output with Product Term Clocking Input Going Through the Array



#### Registered Output with Product Term Clocking Input Coming From Adjacent Buried Register




#### **Latched Output**








## **Typical 3.3V Power Consumption** (continued) **CY37192V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{\rm CC}$  = 3.3V,  $T_{\rm A}$  = Room Temperature

#### CY37256V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  $V_{\rm CC} = 3.3V,\,T_A = Room\,Temperature$ 





### Pin Configurations<sup>[20]</sup> (continued)

#### 292-Ball PBGA (BG292) Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
Α	GND	I/O <sub>21</sub>	NC	I/O <sub>16</sub>	I/O <sub>12</sub>	I/O <sub>9</sub>	I/O <sub>7</sub>	I/O <sub>4</sub>	I/O <sub>0</sub>	I/O <sub>190</sub>	I/O <sub>189</sub>	I/O <sub>186</sub>	I/O <sub>182</sub>	NC	I/O <sub>178</sub>	I/O <sub>175</sub>	NC	NC	I/O <sub>169</sub>	I/O <sub>168</sub>	Α
В	I/O <sub>23</sub>	I/O <sub>20</sub>	I/O <sub>19</sub>	I/O <sub>18</sub>	I/O <sub>15</sub>	I/O <sub>11</sub>	I/O <sub>8</sub>	I/O <sub>5</sub>	I/O <sub>1</sub>	I/O <sub>191</sub>	I/O <sub>187</sub>	I/O <sub>185</sub>	I/O <sub>181</sub>	NC	NC	I/O <sub>174</sub>	I/O <sub>171</sub>	I/O <sub>170</sub>	NC	I/O <sub>166</sub>	В
С	NC	NC	I/O <sub>22</sub>	NC	I/O <sub>17</sub>	I/O <sub>14</sub>	I/O <sub>10</sub>	I/O <sub>6</sub>	I/O <sub>2</sub>	NC	I/O <sub>188</sub>	I/O <sub>184</sub>	I/O <sub>180</sub>	I/O <sub>179</sub>	I/O <sub>176</sub>	I/O <sub>173</sub>	I/O <sub>172</sub>	I/O <sub>167</sub>	I/O <sub>165</sub>	I/O <sub>162</sub>	С
D	I/O <sub>24</sub>	NC	NC	GND	NC	V <sub>CCO</sub>	I/O <sub>13</sub>	GND	I/O <sub>3</sub>	NC	V <sub>CC</sub>	I/O <sub>183</sub>	GND	I/O <sub>177</sub>	V <sub>CCO</sub>	NC	GND	I/O <sub>164</sub>	TDI	I/O <sub>160</sub>	D
E	I/O <sub>27</sub>	I/O <sub>26</sub>	I/O <sub>25</sub>	NC													I/O <sub>163</sub>	I/O <sub>161</sub>	I/O <sub>159</sub>	I/O <sub>156</sub>	Е
F	I/O <sub>30</sub>	TCK	I/O <sub>28</sub>	V <sub>CCO</sub>													V <sub>CCO</sub>	I/O <sub>158</sub>	NC	I/O <sub>154</sub>	F
G	I/O <sub>33</sub>	I/O <sub>32</sub>	I/O <sub>31</sub>	I/O <sub>29</sub>													I/O <sub>157</sub>	I/O <sub>155</sub>	I/O <sub>153</sub>	I/O <sub>152</sub>	G
Н	I/O <sub>35</sub>	NC	I/O <sub>34</sub>	GND				GND	GND	GND	GND	GND	GND				GND	I/O <sub>151</sub>	I/O <sub>150</sub>	I/O <sub>149</sub>	Н
J	I/O <sub>39</sub>	I/O <sub>38</sub>	I/O <sub>37</sub>	I/O <sub>36</sub>				GND	GND	GND	GND	GND	GND				I/O <sub>148</sub>	I/O <sub>147</sub>	I/O <sub>146</sub>	I/O <sub>145</sub>	J
K	I/O <sub>42</sub>	I/O <sub>40</sub>	I/O <sub>41</sub>	V <sub>CC</sub>				GND	GND	GND	GND	GND	GND				I/O <sub>144</sub>	CLK <sub>3</sub> /I <sub>4</sub>	NC	NC	K
L	I/O <sub>43</sub>	I/O <sub>44</sub>	I/O <sub>45</sub>	I/O <sub>46</sub>				GND	GND	GND	GND	GND	GND				V <sub>CC</sub>	CLK <sub>2</sub> /I <sub>3</sub>	I/O <sub>143</sub>	NC	L
M	I/O <sub>47</sub>	CLK <sub>0</sub> /I <sub>0</sub>	CLK <sub>1</sub> /I <sub>1</sub>	I/O <sub>48</sub>				GND	GND	GND	GND	GND	GND				I/O <sub>139</sub>	I/O <sub>140</sub>	I/O <sub>141</sub>	I/O <sub>142</sub>	М
N	I/O <sub>49</sub>	I/O <sub>50</sub>	I/O <sub>51</sub>	GND				GND	GND	GND	GND	GND	GND				GND	I/O <sub>136</sub>	I/O <sub>137</sub>	I/O <sub>138</sub>	N
Р	I/O <sub>52</sub>	I/O <sub>53</sub>	I/O <sub>55</sub>	I/O <sub>58</sub>										-			I/O <sub>131</sub>	I/O <sub>133</sub>	I/O <sub>134</sub>	I/O <sub>135</sub>	Р
R	I/O <sub>54</sub>	I/O <sub>56</sub>	I/O <sub>59</sub>	V <sub>cco</sub>													V <sub>cco</sub>	I/O <sub>130</sub>	NC	I/O <sub>132</sub>	R
Т	I/O <sub>57</sub>	I/O <sub>60</sub>	I/O <sub>62</sub>	I/O <sub>65</sub>													I/O <sub>124</sub>	I/O <sub>127</sub>	I/O <sub>128</sub>	I/O <sub>129</sub>	Т
U	I/O <sub>61</sub>	I/O <sub>63</sub>	I/O <sub>66</sub>	GND	I/O <sub>76</sub>	V <sub>cco</sub>	I/O <sub>82</sub>	GND	I/O <sub>91</sub>	V <sub>CC</sub>	I/O <sub>98</sub>	I/O <sub>102</sub>	GND	I/O <sub>112</sub>	V <sub>cco</sub>	NC	GND	I/O <sub>123</sub>	I/O <sub>122</sub>	I/O <sub>126</sub>	U
V	I/O <sub>64</sub>	I/O <sub>67</sub>	I/O <sub>69</sub>	I/O <sub>75</sub>	I/O <sub>78</sub>	I/O <sub>81</sub>	I/O <sub>85</sub>	I/O <sub>88</sub>	I/O <sub>92</sub>	l <sub>2</sub>	I/O <sub>97</sub>	I/O <sub>101</sub>	I/O <sub>105</sub>	I/O <sub>109</sub>	I/O <sub>113</sub>	TDO	I/O <sub>114</sub>	I/O <sub>117</sub>	I/O <sub>121</sub>	I/O <sub>125</sub>	٧
W	I/O <sub>68</sub>	I/O <sub>70</sub>	I/O <sub>72</sub>	I/O <sub>74</sub>	I/O <sub>79</sub>	I/O <sub>83</sub>	I/O <sub>86</sub>	I/O <sub>89</sub>	I/O <sub>93</sub>	I/O <sub>95</sub>	I/O <sub>96</sub>	I/O <sub>100</sub>	I/O <sub>104</sub>	I/O <sub>107</sub>	I/O <sub>110</sub>	NC	NC	I/O <sub>115</sub>	I/O <sub>118</sub>	I/O <sub>120</sub>	W
Y	I/O <sub>71</sub>	I/O <sub>73</sub>	I/O <sub>77</sub>	TMS	I/O <sub>80</sub>	I/O <sub>84</sub>	I/O <sub>87</sub>	I/O <sub>90</sub>	I/O <sub>94</sub>	NC	NC	I/O <sub>99</sub>	I/O <sub>103</sub>	I/O <sub>106</sub>	I/O <sub>108</sub>	I/O <sub>111</sub>	NC	NC	I/O <sub>116</sub>	I/O <sub>119</sub>	Υ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	





### Pin Configurations<sup>[20]</sup> (continued)


### 388-Lead PBGA (BG388) Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
Α	GND	GND	I/O <sub>19</sub>	I/O <sub>15</sub>	I/O <sub>13</sub>	I/O <sub>34</sub>	I/O <sub>31</sub>	I/O <sub>28</sub>	I/O <sub>25</sub>	I/O <sub>10</sub>	I/O <sub>7</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>263</sub>	I/O <sub>260</sub>	I/O <sub>257</sub>	I/O <sub>254</sub>	I/O <sub>239</sub>	I/O <sub>237</sub>	I/O <sub>232</sub>	I/O <sub>229</sub>	I/O <sub>250</sub>	I/O <sub>248</sub>	I/O <sub>244</sub>	GND	GND
В	GND	NC	I/O <sub>18</sub>	I/O <sub>17</sub>	I/O <sub>14</sub>	I/O <sub>35</sub>	I/O <sub>32</sub>	I/O <sub>29</sub>	I/O <sub>26</sub>	I/O <sub>11</sub>	I/O <sub>8</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	V <sub>CC</sub>	I/O <sub>261</sub>	I/O <sub>258</sub>	I/O <sub>255</sub>	I/O <sub>252</sub>	I/O <sub>234</sub>	I/O <sub>231</sub>	I/O <sub>228</sub>	I/O <sub>249</sub>	I/O <sub>246</sub>	I/O <sub>245</sub>	I/O <sub>240</sub>	GND
С	I/O <sub>23</sub>	I/O <sub>38</sub>	I/O <sub>37</sub>	I/O <sub>16</sub>	I/O <sub>12</sub>	I/O <sub>33</sub>	I/O <sub>30</sub>	I/O <sub>27</sub>	I/O <sub>24</sub>	I/O <sub>9</sub>	I/O <sub>6</sub>	I/O <sub>3</sub>	I/O <sub>0</sub>	I/O <sub>262</sub>	I/O <sub>259</sub>	I/O <sub>256</sub>	I/O <sub>253</sub>	I/O <sub>238</sub>	I/O <sub>235</sub>	I/O <sub>233</sub>	I/O <sub>230</sub>	I/O <sub>251</sub>	I/O <sub>247</sub>	I/O <sub>225</sub>	I/O <sub>224</sub>	I/O <sub>227</sub>
D	I/O <sub>39</sub>	I/O <sub>40</sub>	I/O <sub>36</sub>	NC	NC	I/O <sub>21</sub>	I/O <sub>20</sub>	V <sub>CCO</sub>	V <sub>CCO</sub>	NC	GND	GND	V <sub>CCO</sub>	V <sub>CCO</sub>	GND	GND	NC	V <sub>CCO</sub>	V <sub>CCO</sub>	I/O <sub>236</sub>	I/O <sub>243</sub>	NC	NC	I/O <sub>226</sub>	I/O <sub>222</sub>	I/O <sub>223</sub>
Е	I/O <sub>42</sub>	TCK	I/O <sub>41</sub>	NC																			NC	TDI	I/O <sub>221</sub>	I/O <sub>220</sub>
F	I/O <sub>45</sub>	I/O <sub>44</sub>	I/O <sub>43</sub>	I/O <sub>22</sub>																		•	I/O <sub>242</sub>	I/O <sub>219</sub>	I/O <sub>218</sub>	I/O <sub>217</sub>
G	I/O <sub>48</sub>	I/O <sub>47</sub>	I/O <sub>46</sub>	I/O <sub>63</sub>																			I/O <sub>241</sub>	I/O <sub>216</sub>	I/O <sub>215</sub>	I/O <sub>214</sub>
Н	I/O <sub>49</sub>	I/O <sub>50</sub>	I/O <sub>51</sub>	V <sub>cco</sub>																		•	V <sub>CCO</sub>	I/O <sub>211</sub>	I/O <sub>212</sub>	I/O <sub>213</sub>
J	I/O <sub>52</sub>	I/O <sub>53</sub>	I/O <sub>54</sub>	V <sub>cco</sub>																		•	V <sub>CCO</sub>	I/O <sub>208</sub>	I/O <sub>209</sub>	I/O <sub>210</sub>
K	I/O <sub>55</sub>	I/O <sub>56</sub>	I/O <sub>57</sub>	NC																		•	NC	I/O <sub>205</sub>	I/O <sub>206</sub>	I/O <sub>207</sub>
L	10	I/O <sub>59</sub>	I/O <sub>58</sub>	GND							GND	GND	GND	GND	GND	GND							GND	I/O <sub>204</sub>	14	I/O <sub>197</sub>
М	I/O <sub>61</sub>	I/O <sub>60</sub>	I1	GND							GND	GND	GND	GND	GND	GND							GND	13	I/O <sub>203</sub>	I/O <sub>202</sub>
N	I/O <sub>64</sub>	V <sub>CC</sub>	I/O <sub>62</sub>	V <sub>cco</sub>							GND	GND	GND	GND	GND	GND						•	V <sub>CCO</sub>	I/O <sub>201</sub>	I/O <sub>200</sub>	I/O <sub>199</sub>
Р	I/O <sub>65</sub>	I/O <sub>66</sub>	I/O <sub>67</sub>	V <sub>cco</sub>							GND	GND	GND	GND	GND	GND						•	V <sub>CCO</sub>	I/O <sub>196</sub>	V <sub>CC</sub>	I/O <sub>198</sub>
R	I/O <sub>68</sub>	I/O <sub>69</sub>	I/O <sub>70</sub>	GND							GND	GND	GND	GND	GND	GND							GND	I/O <sub>193</sub>	I/O <sub>194</sub>	I/O <sub>195</sub>
Т	I/O <sub>71</sub>	I/O <sub>84</sub>	I/O <sub>85</sub>	GND							GND	GND	GND	GND	GND	GND						•	GND	I/O <sub>178</sub>	I/O <sub>179</sub>	I/O <sub>192</sub>
U	I/O <sub>88</sub>	I/O <sub>87</sub>	I/O <sub>86</sub>	NC						•							_'						NC	I/O <sub>177</sub>	I/O <sub>176</sub>	I/O <sub>175</sub>
٧	I/O <sub>91</sub>	I/O <sub>90</sub>	I/O <sub>89</sub>	V <sub>cco</sub>																			V <sub>CCO</sub>	I/O <sub>174</sub>	I/O <sub>173</sub>	I/O <sub>172</sub>
W	I/O <sub>94</sub>	I/O <sub>93</sub>	I/O <sub>92</sub>	V <sub>cco</sub>																			V <sub>CCO</sub>	I/O <sub>171</sub>	I/O <sub>170</sub>	I/O <sub>169</sub>
Υ	I/O <sub>95</sub>	I/O <sub>72</sub>	I/O <sub>73</sub>	I/O <sub>110</sub>																			I/O <sub>153</sub>	I/O <sub>190</sub>	I/O <sub>191</sub>	I/O <sub>168</sub>
AA	I/O <sub>74</sub>	I/O <sub>75</sub>	I/O <sub>76</sub>	I/O <sub>111</sub>																			I/O <sub>152</sub>	I/O <sub>187</sub>	I/O <sub>188</sub>	I/O <sub>189</sub>
AB	I/O <sub>77</sub>	I/O <sub>78</sub>	I/O <sub>79</sub>	N/C																			NC	I/O <sub>184</sub>	I/O <sub>185</sub>	I/O <sub>186</sub>
AC	I/O <sub>81</sub>	I/O <sub>80</sub>	I/O <sub>108</sub>	N/C	NC	I/O <sub>112</sub>	I/O <sub>113</sub>	V <sub>CCO</sub>	V <sub>CCO</sub>	NC	GND	GND	V <sub>CCO</sub>	V <sub>CCO</sub>	GND	GND	NC	V <sub>CCO</sub>	V <sub>cco</sub>	I/O <sub>150</sub>	I/O <sub>151</sub>	NC	NC	I/O <sub>155</sub>	I/O <sub>183</sub>	I/O <sub>182</sub>
AD	I/O <sub>109</sub>	I/O <sub>82</sub>	I/O <sub>83</sub>	I/O <sub>117</sub>	I/O <sub>97</sub>	I/O <sub>100</sub>	I/O <sub>102</sub>	I/O <sub>105</sub>	I/O <sub>120</sub>	I/O <sub>123</sub>	I/O <sub>126</sub>	I/O <sub>129</sub>	12	I/O <sub>133</sub>	I/O <sub>136</sub>	I/O <sub>139</sub>	I/O <sub>142</sub>	I/O <sub>157</sub>	I/O <sub>159</sub>	I/O <sub>161</sub>	I/O <sub>163</sub>	I/O <sub>166</sub>	I/O <sub>146</sub>	I/O <sub>180</sub>	I/O <sub>181</sub>	I/O <sub>154</sub>
AE	GND	NC	I/O <sub>115</sub>	I/O <sub>116</sub>	I/O <sub>119</sub>	I/O <sub>98</sub>	I/O <sub>101</sub>	I/O <sub>103</sub>	I/O <sub>106</sub>	I/O <sub>121</sub>	I/O <sub>124</sub>	I/O <sub>127</sub>	V <sub>CC</sub>	I/O <sub>130</sub>	I/O <sub>134</sub>	I/O <sub>137</sub>	I/O <sub>140</sub>	I/O <sub>143</sub>	I/O <sub>160</sub>	I/O <sub>162</sub>	I/O <sub>165</sub>	I/O <sub>144</sub>	I/O <sub>147</sub>	I/O <sub>148</sub>	NC	GND
AF	GND	GND	I/O <sub>114</sub>	I/O <sub>118</sub>	I/O <sub>96</sub>	I/O <sub>99</sub>	TMS	I/O <sub>104</sub>	I/O <sub>107</sub>	I/O <sub>122</sub>	I/O <sub>125</sub>	I/O <sub>128</sub>	I/O <sub>131</sub>	I/O <sub>132</sub>	I/O <sub>135</sub>	I/O <sub>138</sub>	I/O <sub>141</sub>	I/O <sub>156</sub>	I/O <sub>158</sub>	TDO	I/O <sub>164</sub>	I/O <sub>167</sub>	I/O <sub>145</sub>	I/O <sub>149</sub>	GND	GND





#### **Ordering Information**



#### 5.0V Ordering Information

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
32	200	CY37032P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-200AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	]
		CY37032P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	]
		CY37032P44-200JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
	154	CY37032P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier	]
		CY37032P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-154AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	1
		CY37032P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032P44-154JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	1
	125	CY37032P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-125AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	1
		CY37032P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032P44-125JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	1
		CY37032P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier	1
64	200	CY37064P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-200AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	1
		CY37064P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37064P44-200JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37064P84-200JC	J83	84-Lead Plastic Leaded Chip Carrier	1
		CY37064P100-200AC	A100	100-Lead Thin Quad Flat Pack	1
		CY37064P100-200AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	





### 5.0V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
512	125	CY37512P208-125NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512P256-125BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512P352-125BGC	BG388	388-Ball Plastic Ball Grid Array	
	100	CY37512P208-100NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512P256-100BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512P352-100BGC	BG388	388-Ball Plastic Ball Grid Array	
		CY37512P208-100NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37512P256-100BGI	BG292	292-Ball Plastic Ball Grid Array	
		CY37512P352-100BGI	BG388	388-Ball Plastic Ball Grid Array	
		5962-9952502QZC	U208	208-Lead Ceramic Quad Flat Pack	Military
	83	CY37512P208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512P256-83BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512P352-83BGC	BG388	388-Ball Plastic Ball Grid Array	
		CY37512P208-83NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37512P256-83BGI	BG292	292-Ball Plastic Ball Grid Array	
		CY37512P352-83BGI	BG388	388-Ball Plastic Ball Grid Array	
		5962-9952501QZC	U208	208-Lead Ceramic Quad Flat Pack	Military

### 3.3V Ordering Information

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
32	143	CY37032VP44-143AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032VP44-143AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	]
		CY37032VP48-143BAC	BA50	48-Ball Fine Pitch Ball Grid Array	]
	100	CY37032VP44-100AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032VP44-100AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	]
		CY37032VP48-100BAC	BA50	48-Ball Fine Pitch Ball Grid Array	]
		CY37032VP44-100AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032VP44-100AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	]
		CY37032VP48-100BAI	BA50	48-Ball Fine Pitch Ball Grid Array	]
		CY37032VP44-100JI	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032VP44-100JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	1



### 3.3V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
64	143	CY37064VP44-143AC	A44	44-Lead Thin Quad Flatpack	Commercia
		CY37064VP44-143AXC	A44	44-Lead Lead Free Thin Quad Flatpack	
		CY37064VP48-143BAC	BA50	48-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-143AC	A100	100-Lead Thin Quad Flatpack	
		CY37064VP100-143AXC	A100	100-Lead Lead Free Thin Quad Flatpack	
		CY37064VP100-143BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
	100	CY37064VP44-100AC	A44	44-Lead Thin Quad Flatpack	Commercia
		CY37064VP44-100AXC	A44	44-Lead Lead Free Thin Quad Flatpack	
		CY37064VP48-100BAC	BA50	48-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-100AC	A100	100-Lead Thin Quad Flatpack	
		CY37064VP100-100AXC	A100	100-Lead Lead Free Thin Quad Flatpack	
		CY37064VP100-100BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37064VP44-100AI	A44	44-Lead Thin Quad Flatpack	Industrial
		CY37064VP44-100AXI	A44	44-Lead Lead Free Thin Quad Flatpack	
		CY37064VP48-100BAI	BA50	48-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-100BBI	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37064VP100-100AI	A100	100-Lead Thin Quad Flatpack	
		CY37064VP100-100AXI	A100	100-Lead Lead Free Thin Quad Flatpack	
		5962-9952001QYA	Y67	44-Lead Ceramic Leaded Chip Carrier	Military
128	125	CY37128VP100-125AC	A100	100-Lead Thin Quad Flat Pack	Commercia
		CY37128VP100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-125BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37128VP160-125AC	A160	160-Lead Thin Quad Flat Pack	
		CY37128VP160-125AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37128VP160-125AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	
	83	CY37128VP100-83AC	A100	100-Lead Thin Quad Flat Pack	Commercia
		CY37128VP100-83AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-83BBC	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37128VP160-83AC	A160	160-Lead Thin Quad Flat Pack	
		CY37128VP160-83AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-83AI	A100	100-Lead Thin Quad Flat Pack	Industrial
		CY37128VP100-83AXI	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128VP100-83BBI	BB100	100-Ball Fine-Pitch Ball Grid Array	
		CY37128VP160-83AI	A160	160-Lead Thin Quad Flat Pack	
		CY37128VP160-83AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	
		5962-9952201QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military
192	100	CY37192VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercia
102		CY37192VP160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
	66	CY37192VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercia
		CY37192VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37192VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial




### 3.3V Ordering Information (continued)


Macrocells Speed (MHz)		Ordering Code	Package Name	Package Type	Operating Range	
256	100	CY37256VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercial	
		CY37256VP160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack		
		CY37256VP208-100NC	N208	208-Lead Plastic Quad Flat Pack		
		CY37256VP256-100BGC	BG292	292-Ball Plastic Ball Grid Array		
		CY37256VP256-100BBC	BB256	256-Ball Fine-Pitch Ball Grid Array		
		CY37256VP160-100AI	A160	160-Lead Thin Quad Flat Pack	Industrial	
		CY37256VP160-100AXI	A160	160-Lead Lead Free Thin Quad Flat Pack		
	66	CY37256VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercial	
		CY37256VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack		
		CY37256VP208-66NC	N208	208-Lead Plastic Quad Flat Pack		
		CY37256VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array		
		CY37256VP256-66BBC	BB256	256-Ball Fine-Pitch Ball Grid Array		
		CY37256VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial	
		CY37256VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array		
		CY37256VP256-66BBI	BB256	256-Ball Fine-Pitch Ball Grid Array		
		5962-9952401QZC	U162	160-Lead Ceramic Quad Flat Pack	Military	
384	83	CY37384VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
		CY37384VP256-83BGC	BG292	292-Ball Plastic Ball Grid Array		
	66	CY37384VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
		CY37384VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array		
		CY37384VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial	
		CY37384VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array		
512	83	CY37512VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
		CY37512VP256-83BGC	BG292	292-Ball Plastic Ball Grid Array		
		CY37512VP352-83BGC	BG388	388-Ball Plastic Ball Grid Array		
		CY37512VP400-83BBC	BB400	400-Ball Fine-Pitch Ball Grid Array		
	66	CY37512VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial	
		CY37512VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array		
		CY37512VP352-66BGC	BG388	388-Ball Plastic Ball Grid Array		
		CY37512VP400-66BBC	BB400	400-Ball Fine-Pitch Ball Grid Array		
		CY37512VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial	
		CY37512VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array		
		CY37512VP352-66BGI	BG388	388-Ball Plastic Ball Grid Array		
		CY37512VP400-66BBI	BB400	400-Ball Fine-Pitch Ball Grid Array		
		5962-9952601QZC	U208	208-Lead Ceramic Quad Flat Pack	Military	







#### 44-Lead Ceramic Leaded Chip Carrier Y67















#### 100-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (TQFP) A100








#### 160-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (24 x 24 x 1.4 mm) (TQFP) A160








#### 292-Ball Plastic Ball Grid Array PBGA (27 x 27 x 2.33 mm) BG292








#### 388-Ball Plastic Ball Grid Array PBGA (35 x 35 x 2.33 mm) BG388







#### 400-Ball FBGA (21 x 21 x 1.4 mm) BB400



ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp* Professional, *Warp* Enterprise, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.





### **Document History Page**

Document Title: Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Document Number: 38-03007						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	106272	04/18/01	SZV	Change from Spec number: 38-00475 to 38-03007		
*A	124942	03/21/03	OOR	Updated 3.3V V <sub>CC</sub> requirements for –144 speeds Added an Addendum		
*B	126262	05/09/03	TEH	Changed pinout for CY37128V BB100 package		
*C	128125	07/16/03	НОМ	Obsoleted following 3.3V PLCC packaged devices: CY37032VP44-143JC CY37032VP44-100JC CY37064VP44-143JC CY37064VP84-143JC CY37064VP44-100JC CY37064VP44-100JC CY37064VP84-100JI CY37064VP44-100JI CY37064VP84-100JI CY37128VP84-83JC CY37128VP84-83JI		
*D	282709	See ECN	YDT	Changed package diagrams and labels for consistency Added Lead (Pb)-free logo on first page, as well as a note in Features Added Lead (Pb)-free package diagram labels Added Lead-free Parts to Ordering Information CY37032P44-200AXC, CY37032P44-200JXC, CY37032P44-154AXI, CY37032P44-154JXI, CY37032P44-125AXC, CY37032P44-125JXC, CY37064P44-200AXC, CY37064P44-200JXC, CY37064P100-200AXC, CY37064P44-154JXI, CY37064P44-200JXC, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P44-154JXI, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P100-125AXC, CY37064P44-125AXI, CY37064P100-125AXI, CY37128P84-167JXC, CY37128P100-167AXC, CY37128P160-167AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-125AXC, CY37128P100-100AXI, CY37192P160-154AXC, CY37192P160-125AXC, CY37192P160-125AXI, CY37192P160-83AXC, CY37192P160-83AXI, CY37256P160-154AXC, CY37256P160-125AXI, CY37032VP44-100JXI, CY37064VP44-100AXC, CY37032VP44-100AXI, CY37034VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP44-100AXI, CY37128VP100-25AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-83AXC, CY37128VP160-125AXC, CY37128VP160-66AXC, CY37128VP160-83AXI, CY37128VP160-125AXI, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC		
*E	321635	See ECN	PCX	Added Package Diagram BG292 Updated all PBGA package type information (BG292 & BG388)		