



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	69
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37128vp100-83axi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Selection Guide

5.0V Selection Guide

General Information

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed (t _{PD})	Speed (f _{MAX})
CY37032	32	5	32	6	200
CY37064	64	5	32/64	6	200
CY37128	128	5	64/128	6.5	167
CY37192	192	5	120	7.5	154
CY37256	256	5	128/160/192	7.5	154
CY37384	384	5	160/192	10	118
CY37512	512	5	160/192/264	10	118

Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032	Х		Х		Х			
CY37064	Х		Х		Х			
CY37128		Х			Х	Х		
CY37192			Х		Х		Х	
CY37256			Х		Х		Х	
CY37384					Х		Х	
CY37512					Х	Х	Х	

Device-Package Offering and I/O Count

Device	44- Lead TQFP	44- Lead PLCC	44- Lead CLCC	84- Lead PLCC	84- Lead CLCC	100- Lead TQFP	160- Lead TQFP	160- Lead CQFP	208- Lead PQFP	208- Lead CQFP	292- Lead PBGA	388- Lead PBGA
CY37032	37	37										
CY37064	37	37	37	69		69						
CY37128				69	69	69	133					
CY37192							125					
CY37256							133	133	165		197	
CY37384									165		197	
CY37512									165	165	197	269

3.3V Selection Guide

General Information

Device	Macrocells	Dedicated Inputs	I/O Pins	Speed (t _{PD})	Speed (f _{MAX})
CY37032V	32	5	32	8.5	143
CY37064V	64	5	32/64	8.5	143
CY37128V	128	5	64/80/128	10	125
CY37192V	192	5	120	12	100
CY37256V	256	5	128/160/192	12	100
CY37384V	384	5	160/192	15	83
CY37512V	512	5	160/192/264	15	83








Figure 1. Logic Block with 50% Buried Macrocells

Low-Power Option

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block by logic block basis.

Product Term Allocator

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

Product Term Steering

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will "steer" ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

Product Term Sharing

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a

variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

Ultra37000 Macrocell

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

Buried Macrocell

Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.


The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.





Logic Block Diagrams (continued)








Logic Block Diagrams (continued)

CY37512/CY37512V



TDI

TCK

TMS





Inductance^[5]

Parameter	Description	Test Conditions	44- Lead TQFP	44- Lead PLCC	44- Lead CLCC	84- Lead PLCC	84- Lead CLCC	100- Lead TQFP	160- Lead TQFP	208- Lead PQFP	Unit
	Maximum Pin Inductance	V _{IN} = 3.3V at f = 1 MHz	2	5	2	8	5	8	9	11	nH

Capacitance^[5]


Parameter	Description	Test Conditions	Max.	Unit
C _{I/O}	Input/Output Capacitance	$V_{IN} = 3.3V$ at f = 1 MHz at $T_A = 25^{\circ}C$	8	pF
C _{CLK}	Clock Signal Capacitance	$V_{IN} = 3.3V$ at f = 1 MHz at $T_A = 25^{\circ}C$	12	pF
C_{DP}	Dual Functional Pins ^[9]	$V_{IN} = 3.3V$ at f = 1 MHz at $T_A = 25^{\circ}C$	16	pF


Endurance Characteristics^[5]

Parameter	Description	Test Conditions	Min.	Тур.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions ^[2]	1,000	10,000	Cycles


AC Characteristics


5.0V AC Test Loads and Waveforms





3.3V AC Test Loads and Waveforms











Switching Waveforms (continued)


Registered Output with Product Term Clocking Input Going Through the Array



Registered Output with Product Term Clocking Input Coming From Adjacent Buried Register



Latched Output








Switching Waveforms (continued)

Registered Input








Switching Waveforms (continued)

Latched Input and Output









Power Consumption

Typical 5.0V Power Consumption CY37032



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V, \, T_A = Room \, Temperature$

CY37064




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V, \, T_A = Room \, Temperature$






Typical 5.0V Power Consumption (continued) **CY37128**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room\, Temperature$


CY37192



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. V_{CC} = 5.0V, T_A = Room Temperature




Typical 5.0V Power Consumption (continued) **CY37256**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room\, Temperature$

CY37384




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room\, Temperature$






Typical 3.3V Power Consumption (continued) **CY37192V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{\rm CC}$ = 3.3V, $T_{\rm A}$ = Room Temperature

CY37256V



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{\rm CC} = 3.3V,\,T_A = Room\,Temperature$





Pin Configurations^[20] (continued)


48-ball Fine-Pitch BGA (BA50) Top View

8 I/O₃ I/O₁ I/O₃₀ I/O₅ TCK V_{cc} I/O₃₁ V_{CC} I/O₂₇ TDI V_{CC} I/O₀ CLK₁/ I₄ CLK₂/I₀ I/O₇ GND GND С I/O₆ I/O₂₅ I/O₂₄ I_3 CLK₃/ I₂ JTAG_{EN} GND GND I/O₂₃ D I/O₈ I/O₉ I/O₂₂ CLK₀/ I₁ I/O₁₂ I/O₁₁ I/O₁₀ I/O₁₆ I/O₂₀ V_{CC} I/O₁₄ I/O₁₅ I/O₁₇ I/O₁₈ I/O₁₃ TMS I/O₁₉ TDO

Note:

20. For 3.3V versions (Ultra37000V), $V_{CCO} = V_{CC}$.

84-lead PLCC (J83) / CLCC (Y84) Top View



Note:


21. This pin is a N/C, but Cypress recommends that you connect it to V_{CC} to ensure future compatibility.





Pin Configurations^[20] (continued)

160-Lead TQFP (A160) for CY37192(V) Top View







Pin Configurations^[20] (continued)

256-Ball Fine-Pitch BGA (BB256) Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α	GND	GND	I/O ₂₆	I/O ₂₄	I/O ₂₀	V _{CC}	I/O ₁₁	GND	GND	I/O ₁₈₆	V _{CC}	I/O ₁₇₇	I/O ₁₇₂	I/O ₁₆₇	GND	GND
В	GND	I/O ₂₇	I/O ₂₅	I/O ₂₃	I/O ₁₉	I/O ₁₅	I/O ₁₀	GND	GND	I/O ₁₈₅	I/O ₁₈₁	I/O ₁₇₆	I/O ₁₇₁	I/O ₁₆₆	I/O ₁₆₅	GND
С	I/O ₂₉	I/O ₂₈	NC	I/O ₂₂	I/O ₁₈	I/O ₁₄	I/O ₉	I/O ₄	I/O ₁₉₁	I/O ₁₈₄	I/O ₁₈₀	I/O ₁₇₅	I/O ₁₇₀	NC	I/O ₁₆₃	I/O ₁₆₄
D	I/O ₃₂	I/O ₃₁	I/O ₃₀	NC	I/O ₁₇	I/O ₁₃	I/O ₈	I/O ₃	I/O ₁₉₀	I/O ₁₈₃	I/O ₁₇₉	I/O ₁₇₄	I/O ₁₆₉	I/O ₁₆₀	I/O ₁₆₁	I/O ₁₆₂
E	I/O ₃₅	I/O ₃₄	I/O ₃₃	I/O ₂₁	I/O ₁₆	I/O ₁₂	I/O ₇	I/O ₂	I/O ₁₈₉	V _{CC}	I/O ₁₇₈	I/O ₁₇₃	I/O ₁₆₈	I/O ₁₅₇	I/O ₁₅₈	I/O ₁₅₉
F	V _{CC}	I/O ₃₈	I/O ₃₇	I/O ₃₆	TCK	V _{CC}	I/O ₆	I/O ₁	I/O ₁₈₈	I/O ₁₈₂	V _{CC}	TDI	I/O ₁₅₄	I/O ₁₅₅	I/O ₁₅₆	V _{CC}
G	I/O ₄₃	I/O ₄₂	I/O ₄₁	I/O ₄₀	V _{CC}	I/O ₃₉	I/O ₅	I/O ₀	I/O ₁₈₇	I/O ₁₄₈	I/O ₁₄₉	CLK ₃ /I ₄	I/O ₁₅₀	I/O ₁₅₁	I/O ₁₅₂	I/O ₁₅₃
Н	GND	GND	I/O ₄₇	I/O ₄₆	CLK ₀ /I ₀	I/O ₄₅	I/O ₄₄	GND	GND	I/O ₁₄₄	I/O ₁₄₅	CLK ₂ /I ₃	I/O ₁₄₆	I/O ₁₄₇	GND	GND
J	GND	GND	I/O ₅₁	I/O ₅₀	NC	I/O ₄₉	I/O ₄₈	GND	GND	I/O ₁₄₀	I/O ₁₄₁	l ₂	I/O ₁₄₂	I/O ₁₄₃	GND	GND
K	I/O ₅₇	I/O ₅₆	I/O ₅₅	I/O ₅₄	CLK ₁	I/O ₅₃	I/O ₅₂	I/O ₉₁	I/O ₉₆	I/O ₁₀₁	I/O ₁₃₅	V _{CC}	I/O ₁₃₆	I/O ₁₃₇	I/O ₁₃₈	I/O ₁₃₉
L	V _{CC}	I/O ₆₀	I/O ₅₉	I/O ₅₈	TMS	V _{CC}	I/O ₈₆	I/O ₉₂	I/O ₉₇	I/O ₁₀₂	V _{CC}	TDO	I/O ₁₃₂	I/O ₁₃₃	I/O ₁₃₄	V _{CC}
M	I/O ₆₃	I/O ₆₂	I/O ₆₁	I/O ₇₂	I/O ₇₇	I/O ₈₂	V _{CC}	I/O ₉₃	I/O ₉₈	I/O ₁₀₃	I/O ₁₀₈	I/O ₁₁₂	I/O ₁₁₇	I/O ₁₂₉	I/O ₁₃₀	I/O ₁₃₁
N	I/O ₆₆	I/O ₆₅	I/O ₆₄	I/O ₇₃	I/O ₇₈	I/O ₈₃	I/O ₈₇	I/O ₉₄	I/O ₉₉	I/O ₁₀₄	I/O ₁₀₉	I/O ₁₁₃	NC	I/O ₁₂₆	I/O ₁₂₇	I/O ₁₂₈
Р	I/O ₆₈	I/O ₆₇	NC	I/O ₇₄	I/O79	I/O ₈₄	I/O ₈₈	I/O ₉₅	I/O ₁₀₀	I/O ₁₀₅	I/O ₁₁₀	I/O ₁₁₄	I/O ₁₁₈	NC	I/O ₁₂₄	I/O ₁₂₅
R	GND	I/O ₆₉	I/O ₇₀	I/O ₇₅	I/O ₈₀	I/O ₈₅	I/O ₈₉	GND	GND	I/O ₁₀₆	I/O ₁₁₁	I/O ₁₁₅	I/O ₁₁₉	I/O ₁₂₁	I/O ₁₂₃	GND
Т	GND	GND	I/O ₇₁	I/O ₇₆	I/O ₈₁	V _{CC}	I/O ₉₀	GND	GND	I/O ₁₀₇	V _{CC}	I/O ₁₁₆	I/O ₁₂₀	I/O ₁₂₂	GND	GND



Ultra37000 CPLD Family


5.0V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range			
64	154	CY37064P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial			
		CY37064P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier]			
		CY37064P84-154JC	J83	84-Lead Plastic Leaded Chip Carrier]			
		CY37064P100-154AC	100-Lead Thin Quad Flat Pack					
		CY37064P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial			
		CY37064P44-154AXI	A44	44-Lead Lead Free Thin Quad Flat Pack]			
		CY37064P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier				
		CY37064P44-154JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier				
		CY37064P84-154JI	J83	84-Lead Plastic Leaded Chip Carrier				
		CY37064P100-154AI	A100	100-Lead Thin Quad Flat Pack	1			
		5962-9951902QYA	Y67	44-Lead Ceramic Leadless Chip Carrier	Military			
	125	CY37064P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial			
		CY37064P44-125AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	1			
		CY37064P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	1			
		CY37064P44-125JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	1			
		CY37064P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	1			
		CY37064P100-125AC	A100	100-Lead Thin Quad Flat Pack				
		CY37064P100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack				
		CY37064P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial			
		CY37064P44-125AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	1			
		CY37064P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier				
		CY37064P84-125JI	J83	84-Lead Plastic Leaded Chip Carrier				
		CY37064P100-125AI	A100	100-Lead Thin Quad Flat Pack				
		CY37064P100-125AXI	A100	100-Lead Lead Free Thin Quad Flat Pack				
		5962-9951901QYA	Y67	44-Lead Ceramic Leadless Chip Carrier	Military			






160-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (24 x 24 x 1.4 mm) (TQFP) A160









208-Lead Ceramic Quad Flatpack (Cavity Up) U208



DIMENSIONS IN MM (INCH) REFERENCE JEDEC: N/A PKG. WEIGHT: 6-7gms






51-80105-*B






292-Ball Plastic Ball Grid Array PBGA (27 x 27 x 2.33 mm) BG292







400-Ball FBGA (21 x 21 x 1.4 mm) BB400



ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp* Professional, *Warp* Enterprise, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.