



Welcome to **E-XFL.COM**

Understanding <u>Embedded - CPLDs (Complex Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	128
Number of Gates	-
Number of I/O	69
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37128vp100-83axit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Speed Bins

Device	200	167	154	143	125	100	83	66
CY37032V				Х		Х		
CY37064V				Х		Х		
CY37128V					Х		Х	
CY37192V						Х		Х
CY37256V						Х		Х
CY37384V							Х	Х
CY37512V							Х	Х

Device-Package Offering and I/O Count

Device	44- Lead TQFP	44- Lead CLCC	48- Lead FBGA	84- Lead CLCC	100- Lead TQFP	100- Lead FBGA	160- Lead TQFP	160- Lead CQFP	208- Lead PQFP	208- Lead CQFP	292- Lead PBGA	256- Lead FBGA	388- Lead PBGA	400- Lead FBGA
CY37032V	37		37											
CY37064V	37	37	37		69	69								
CY37128V				69	69	85	133							
CY37192V							125							
CY37256V							133	133	165		197	197		
CY37384V									165		197			
CY37512V									165	165	197		269	269

Architecture Overview of Ultra37000 Family

Programmable Interconnect Matrix

The PIM consists of a completely global routing matrix for signals from I/O pins and feedbacks from the logic blocks. The PIM provides extremely robust interconnection to avoid fitting and density limitations.

The inputs to the PIM consist of all I/O and dedicated input pins and all macrocell feedbacks from within the logic blocks. The number of PIM inputs increases with pin count and the number of logic blocks. The outputs from the PIM are signals routed to the appropriate logic blocks. Each logic block receives 36 inputs from the PIM and their complements, allowing for 32-bit operations to be implemented in a single pass through the device. The wide number of inputs to the logic block also improves the routing capacity of the Ultra37000 family.

An important feature of the PIM is its simple timing. The propagation delay through the PIM is accounted for in the timing specifications for each device. There is no additional delay for traveling through the PIM. In fact, all inputs travel through the PIM. As a result, there are no route-dependent timing parameters on the Ultra37000 devices. The worst-case PIM delays are incorporated in all appropriate Ultra37000 specifications.

Routing signals through the PIM is completely invisible to the user. All routing is accomplished by software—no hand routing is necessary. $Warp^{\otimes}$ and third-party development packages automatically route designs for the Ultra37000 family in a matter of minutes. Finally, the rich routing resources of the Ultra37000 family accommodate last minute logic changes while maintaining fixed pin assignments.

Logic Block

The logic block is the basic building block of the Ultra37000 architecture. It consists of a product term array, an intelligent product-term allocator, 16 macrocells, and a number of I/O cells. The number of I/O cells varies depending on the device used. Refer to *Figure 1* for the block diagram.

Product Term Array

Each logic block features a 72 x 87 programmable product term array. This array accepts 36 inputs from the PIM, which originate from macrocell feedbacks and device pins. Active LOW and active HIGH versions of each of these inputs are generated to create the full 72-input field. The 87 product terms in the array can be created from any of the 72 inputs.

Of the 87 product terms, 80 are for general-purpose use for the 16 macrocells in the logic block. Four of the remaining seven product terms in the logic block are output enable (OE) product terms. Each of the OE product terms controls up to eight of the 16 macrocells and is selectable on an individual macrocell basis. In other words, each I/O cell can select between one of two OE product terms to control the output buffer. The first two of these four OE product terms are available to the upper half of the I/O macrocells in a logic block. The other two OE product terms are available to the lower half of the I/O macrocells in a logic block.

The next two product terms in each logic block are dedicated asynchronous set and asynchronous reset product terms. The final product term is the product term clock. The set, reset, OE and product term clock have polarity control to realize OR functions in a single pass through the array.








Figure 3. Input Macrocell




Figure 4. Input/Clock Macrocell

Clocking

Each I/O and buried macrocell has access to four synchronous clocks (CLK0, CLK1, CLK2 and CLK3) as well as an asynchronous product term clock PTCLK. Each input macrocell has access to all four synchronous clocks.

Dedicated Inputs/Clocks

Five pins on each member of the Ultra37000 family are designated as input-only. There are two types of dedicated inputs on Ultra37000 devices: input pins and input/clock pins. Figure 3 illustrates the architecture for input pins. Four input options are available for the user: combinatorial, registered, double-registered, or latched. If a registered or latched option is selected, any one of the input clocks can be selected for control

Figure 4 illustrates the architecture for the input/clock pins. Like the input pins, input/clock pins can be combinatorial, registered, double-registered, or latched. In addition, these pins feed the clocking structures throughout the device. The clock path at the input has user-configurable polarity.

Product Term Clocking

In addition to the four synchronous clocks, the Ultra37000 family also has a product term clock for asynchronous clocking. Each logic block has an independent product term clock which is available to all 16 macrocells. Each product term clock also supports user configurable polarity selection.

Timing Model

One of the most important features of the Ultra37000 family is the simplicity of its timing. All delays are worst case and system performance is unaffected by the features used. Figure 5 illustrates the true timing model for the 167-MHz devices in high speed mode. For combinatorial paths, any input to any output incurs a 6.5-ns worst-case delay regardless of the amount of logic used. For synchronous systems, the input set-up time to the output macrocells for any input is 3.5 ns and the clock to output time is also 4.0 ns. These measurements are for any output and synchronous clock, regardless of the logic used.

The Ultra37000 features:

- · No fanout delays
- · No expander delays
- · No dedicated vs. I/O pin delays
- · No additional delay through PIM
- No penalty for using 0–16 product terms
- · No added delay for steering product terms
- · No added delay for sharing product terms
- · No routing delays
- · No output bypass delays

The simple timing model of the Ultra37000 family eliminates unexpected performance penalties.





resources for pinout flexibility, and a simple timing model for consistent system performance.

REGISTERED SIGNAL




Figure 5. Timing Model for CY37128

JTAG and PCI Standards

PCI Compliance

5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family's simple and predictable timing model ensures compliance with the PCI AC specifications independent of the design.

IEEE 1149.1-compliant JTAG

The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR.

Boundary Scan

The Ultra37000 family supports Bypass, Sample/Preload, Extest, Idcode, and Usercode boundary scan instructions. The JTAG interface is shown in *Figure 6*.




Figure 6. JTAG Interface

In-System Reprogramming (ISR)

In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing

Development Software Support

Warp

Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis.

Warp Professional™

Warp Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes.

Warp Enterprise™

Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simulation as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches.

Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the Warp for PC, Warp for UNIX, Warp Professional and Warp Enterprise data sheets on Cypress's web site (www.cypress.com).

Third-Party Software

Although *Warp* is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors.

Programming

There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configuration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the ISR Programming Kit data sheet (CY3700i).

The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information.





The third programming option for Ultra37000 devices is to utilize the embedded controller or processor that already exists in the system. The Ultra37000 ISR software assists in this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option.

The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH370i devices.

For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i).

Third-Party Programmers

As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family.





Parameter	Description	Test Conditions			44-Lead CLCC				160-Lead TQFP	208-Lead PQFP	Unit
	Maximum Pin Inductance	V _{IN} = 5.0V at f = 1 MHz	2	5	2	8	5	8	9	11	nΗ

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{I/O}	Input/Output Capacitance	V_{IN} = 5.0V at f = 1 MHz at T_A = 25°C	10	pF
C _{CLK}	Clock Signal Capacitance	V_{IN} = 5.0V at f = 1 MHz at T_A = 25°C	12	pF
C _{DP}	Dual-Function Pins ^[9]	V_{IN} = 5.0V at f = 1 MHz at T_A = 25°C	16	pF

Endurance Characteristics^[5]

Ī	Parameter	Description	Test Conditions	Min.	Тур.	Unit
	N	Minimum Reprogramming Cycles	Normal Programming Conditions ^[2]	1,000	10,000	Cycles

3.3V Device Characteristics **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage to Ground Potential –0.5V to +4.6V

DC Voltage Applied to Outputs in High-Z State	0.5V to +7.0V
DC Input Voltage	
DC Program Voltage	3.0 to 3.6V
Current into Outputs	8 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range^[2]

Range	Ambient Temperature ^[2]	Junction Temperature	V _{CC} ^[10]
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.3V
Industrial	–40°C to +85°C	–40°C to +105°C	3.3V ± 0.3V
Military ^[3]	–55°C to +125°C	–55°C to +130°C	3.3V ± 0.3V

3.3V Device Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min. I_{OH} = -4 mA (Com'I) ^[4] I_{OH} = -3 mA (MiI) ^[4]	2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min. I_{OL} = 8 mA (Com'I) ^[4] I_{OL} = 6 mA (MiI) ^[4]		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs ^[7]	2.0	5.5	V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs ^[7]	-0.5	0.8	V
I _{IX}	Input Load Current	V_I = GND OR V_{CC} , Bus-Hold Disabled	-10	10	μΑ
l _{OZ}	Output Leakage Current	V_O = GND or V_{CC} , Output Disabled, Bus-Hold Disabled	-50	50	μА
Ios	Output Short Circuit Current ^[5, 8]	V _{CC} = Max., V _{OUT} = 0.5V	-30	-160	mA
I _{BHL}	Input Bus-Hold LOW Sustaining Current	V _{CC} = Min., V _{IL} = 0.8V	+75		μΑ
I _{BHH}	Input Bus-Hold HIGH Sustaining Current	V _{CC} = Min., V _{IH} = 2.0V	– 75		μА
I _{BHLO}	Input Bus-Hold LOW Overdrive Current	V _{CC} = Max.		+500	μΑ
I _{BHHO}	Input Bus-Hold HIGH Overdrive Current	V _{CC} = Max.		-500	μΑ

Notes:

^{9.} Dual pins are I/O with JTAG pins.
10. For CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC; Operating Range: V_{CC} is 3.3V± 0.16V.





$\textbf{Switching Characteristics} \ \, \text{Over the Operating Range (continued)}^{[12]}$

Parameter	Description	Unit
Product Term Clo	cking Parameters	1
t _{COPT} [13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output	ns
t _{SPT}	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)	ns
t _{HPT}	Register or Latch Data Hold Time	ns
t _{ISPT} ^[13]	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)	ns
t _{IHPT}	Buried Register Used as an Input Register or Latch Data Hold Time	ns
t _{CO2PT} ^[13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)	ns
Pipelined Mode P	arameters	1
t _{ICS} ^[13]	Input Register Synchronous Clock (CLK_0 , CLK_1 , CLK_2 , or CLK_3) to Output Register Synchronous Clock (CLK_0 , CLK_1 , CLK_2 , or CLK_3)	ns
Operating Freque	ncy Parameters	
f _{MAX1}	Maximum Frequency with Internal Feedback (Lesser of $1/t_{SCS}$, $1/(t_{S} + t_{H})$, or $1/t_{CO}$) ^[5]	MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_W + t_W)$, $1/(t_S + t_H)$, or $1/(t_{CO})^{[5]}$	MHz
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of 1/(t _{CO} + t _S) or 1/(t _{WL} + t _{WH}) ^[5]	MHz
f _{MAX4}	Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{CO} + t_{IS}), 1/ t_{ICS} , 1/(t_{WL} + t_{WH}), 1/(t_{IS} + t_{IH}), or 1/ t_{SCS}) ^[5]	MHz
Reset/Preset Para	ameters	
t _{RW}	Asynchronous Reset Width ^[5]	ns
t _{RR} ^[13]	Asynchronous Reset Recovery Time ^[5]	ns
t _{RO} ^[13, 14, 15]	Asynchronous Reset to Output	ns
t _{PW}	Asynchronous Preset Width ^[5]	ns
t _{PR} ^[13]	Asynchronous Preset Recovery Time ^[5]	ns
t _{PO} ^[13, 14, 15]	Asynchronous Preset to Output	ns
User Option Para	meters	
t _{LP}	Low Power Adder	ns
t _{SLEW}	Slow Output Slew Rate Adder	ns
t _{3.310}	3.3V I/O Mode Timing Adder ^[5]	ns
JTAG Timing Pa	rameters	•
t _{S JTAG}	Set-up Time from TDI and TMS to TCK ^[5]	ns
t _{H JTAG}	Hold Time on TDI and TMS ^[5]	ns
t _{CO JTAG}	Falling Edge of TCK to TDO ^[5]	ns
f_{JTAG}	Maximum JTAG Tap Controller Frequency ^[5]	ns






$\textbf{Switching Characteristics} \ \, \text{Over the Operating Range (continued)}^{[12]}$


	200	MHz	167	MHz	154	MHz	143	MHz	125 I	MHz	100 N	ИHz	83 M	Hz	66 1	ИHz	
Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
t _{RO} ^[13, 14, 15]		12		13		13		14		15		18		21		26	ns
t_{PW}	8		8		8		8		10		12		15		20		ns
t _{PR} ^[13]	10		10		10		10		12		14		17		22		ns
t _{PO} ^[13, 14, 15]		12		13		13		14		15		18		21		26	ns
User Option P	aram	eters															•
t _{LP}		2.5		2.5		2.5		2.5		2.5		2.5		2.5		2.5	ns
t _{SLEW}		3		3		3		3		3		3		3		3	ns
t _{3.3IO} ^[19]		0.3		0.3		0.3		0.3		0.3		0.3		0.3		0.3	ns
JTAG Timing F	Paran	neters															•
t _{S JTAG}	0		0		0		0		0		0		0		0		ns
t _{H JTAG}	20		20		20		20		20		20		20		20		ns
t _{CO JTAG}		20		20		20		20		20		20		20		20	ns
f_{JTAG}		20		20		20		20		20		20		20		20	MHz

Switching Waveforms

Combinatorial Output



Registered Output with Synchronous Clocking



Note:


19. Only applicable to the 5V devices.





Switching Waveforms (continued)


Latched Input and Output








Typical 3.3V Power Consumption (continued) **CY37064V**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 3.3V,\, T_A = Room\, Temperature$

CY37128V




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 3.3V,\, T_A = Room\, Temperature$






44-pin TQFP (A44) Top View



44-pin PLCC (J67) / CLCC (Y67) Top View







Pin Configurations^[20] (continued)


48-ball Fine-Pitch BGA (BA50) Top View

8 I/O₃ I/O₁ I/O₃₀ I/O₅ TCK V_{cc} I/O₃₁ V_{CC} I/O₂₇ TDI V_{CC} I/O₀ CLK₁/ I₄ CLK₂/I₀ I/O₇ GND GND С I/O₆ I/O₂₅ I/O₂₄ I_3 CLK₃/ I₂ JTAG_{EN} GND GND I/O₂₃ D I/O₈ I/O₉ I/O₂₂ CLK₀/ I₁ I/O₁₂ I/O₁₁ I/O₁₀ I/O₁₆ I/O₂₀ V_{CC} I/O₁₄ I/O₁₅ I/O₁₇ I/O₁₈ I/O₁₃ TMS I/O₁₉ TDO

Note:

20. For 3.3V versions (Ultra37000V), $V_{CCO} = V_{CC}$.

84-lead PLCC (J83) / CLCC (Y84) Top View



Note:


21. This pin is a N/C, but Cypress recommends that you connect it to V_{CC} to ensure future compatibility.





Pin Configurations^[20] (continued)


160-Lead TQFP (A160) for CY37192(V) Top View







Ordering Information



5.0V Ordering Information

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
32	200	CY37032P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-200AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37032P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032P44-200JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	1
	154	CY37032P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-154AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	1
		CY37032P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032P44-154JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
	125	CY37032P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-125AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	1
		CY37032P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37032P44-125JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	1
		CY37032P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier	1
64	200	CY37064P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-200AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	1
		CY37064P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	1
		CY37064P44-200JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	7
		CY37064P84-200JC	J83	84-Lead Plastic Leaded Chip Carrier	7
		CY37064P100-200AC	A100	100-Lead Thin Quad Flat Pack	1
		CY37064P100-200AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	7




3.3V Ordering Information (continued)


Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range	
64	143	CY37064VP44-143AC	A44	44-Lead Thin Quad Flatpack	Commercial	
		CY37064VP44-143AXC	A44	44-Lead Lead Free Thin Quad Flatpack		
		CY37064VP48-143BAC	BA50	48-Ball Fine-Pitch Ball Grid Array		
		CY37064VP100-143AC	A100	100-Lead Thin Quad Flatpack		
		CY37064VP100-143AXC	A100	100-Lead Lead Free Thin Quad Flatpack		
		CY37064VP100-143BBC	BB100	100-Ball Fine-Pitch Ball Grid Array		
	100	CY37064VP44-100AC	A44	44-Lead Thin Quad Flatpack	Commercial	
		CY37064VP44-100AXC	A44	44-Lead Lead Free Thin Quad Flatpack		
		CY37064VP48-100BAC	BA50	48-Ball Fine-Pitch Ball Grid Array		
		CY37064VP100-100AC	A100	100-Lead Thin Quad Flatpack		
		CY37064VP100-100AXC	A100	100-Lead Lead Free Thin Quad Flatpack		
		CY37064VP100-100BBC	BB100	100-Ball Fine-Pitch Ball Grid Array		
		CY37064VP44-100AI	A44	44-Lead Thin Quad Flatpack	Industrial	
		CY37064VP44-100AXI	A44	44-Lead Lead Free Thin Quad Flatpack		
		CY37064VP48-100BAI	BA50	48-Ball Fine-Pitch Ball Grid Array		
		CY37064VP100-100BBI	BB100	100-Ball Fine-Pitch Ball Grid Array		
		CY37064VP100-100AI	A100	100-Lead Thin Quad Flatpack		
		CY37064VP100-100AXI	A100	100-Lead Lead Free Thin Quad Flatpack		
		5962-9952001QYA	Y67	44-Lead Ceramic Leaded Chip Carrier	Military	
128	125	CY37128VP100-125AC	A100	100-Lead Thin Quad Flat Pack	Commercia	
		CY37128VP100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack		
		CY37128VP100-125BBC	BB100	100-Ball Fine-Pitch Ball Grid Array		
		CY37128VP160-125AC	A160	160-Lead Thin Quad Flat Pack		
		CY37128VP160-125AXC	A160	160-Lead Lead Free Thin Quad Flat Pack		
		CY37128VP160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial	
		CY37128VP160-125AXI	A160	160-Lead Lead Free Thin Quad Flat Pack		
	83	CY37128VP100-83AC	A100	100-Lead Thin Quad Flat Pack	Commercia	
		CY37128VP100-83AXC	A100	100-Lead Lead Free Thin Quad Flat Pack		
		CY37128VP100-83BBC	BB100	100-Ball Fine-Pitch Ball Grid Array		
		CY37128VP160-83AC	A160	160-Lead Thin Quad Flat Pack		
		CY37128VP160-83AXC	A160	160-Lead Lead Free Thin Quad Flat Pack		
		CY37128VP100-83AI	A100	100-Lead Thin Quad Flat Pack	Industrial	
		CY37128VP100-83AXI	A100	100-Lead Lead Free Thin Quad Flat Pack		
		CY37128VP100-83BBI	BB100	100-Ball Fine-Pitch Ball Grid Array		
		CY37128VP160-83AI	A160	160-Lead Thin Quad Flat Pack		
		CY37128VP160-83AXI	A160	160-Lead Lead Free Thin Quad Flat Pack		
		5962-9952201QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military	
192	100	CY37192VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercia	
		CY37192VP160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack		
	66	CY37192VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercia	
		CY37192VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack		
		CY37192VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial	






Package Diagrams






44-Lead Lead (Pb)-Free Plastic Leaded Chip Carrier J67








100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100















388-Ball Plastic Ball Grid Array PBGA (35 x 35 x 2.33 mm) BG388







400-Ball FBGA (21 x 21 x 1.4 mm) BB400



ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp* Professional, *Warp* Enterprise, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.





Document History Page

Document Title: Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Document Number: 38-03007					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	106272	04/18/01	SZV	Change from Spec number: 38-00475 to 38-03007	
*A	124942	03/21/03	OOR	Updated 3.3V V _{CC} requirements for –144 speeds Added an Addendum	
*B	126262	05/09/03	TEH	Changed pinout for CY37128V BB100 package	
*C	128125	07/16/03	НОМ	Obsoleted following 3.3V PLCC packaged devices: CY37032VP44-143JC CY37032VP44-100JC CY37064VP44-143JC CY37064VP84-143JC CY37064VP44-100JC CY37064VP44-100JC CY37064VP84-100JI CY37064VP44-100JI CY37064VP84-100JI CY37128VP84-83JC CY37128VP84-83JI	
*D	282709	See ECN	YDT	Changed package diagrams and labels for consistency Added Lead (Pb)-free logo on first page, as well as a note in Features Added Lead (Pb)-free package diagram labels Added Lead-free Parts to Ordering Information CY37032P44-200AXC, CY37032P44-200JXC, CY37032P44-154AXI, CY37032P44-154JXI, CY37032P44-125AXC, CY37032P44-125JXC, CY37064P44-200AXC, CY37064P44-200JXC, CY37064P100-200AXC, CY37064P44-154JXI, CY37064P44-200JXC, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P44-154JXI, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P100-125AXC, CY37064P44-125AXI, CY37064P100-125AXI, CY37128P84-167JXC, CY37128P100-167AXC, CY37128P160-167AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-125AXC, CY37128P100-100AXI, CY37192P160-154AXC, CY37192P160-125AXC, CY37192P160-125AXI, CY37192P160-83AXC, CY37192P160-83AXI, CY37256P160-154AXC, CY37256P160-83AXI, CY37032VP44-100JXI, CY37064VP44-100AXC, CY37032VP44-100AXI, CY37034VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP44-100AXI, CY37128VP100-25AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-83AXC, CY37128VP160-125AXC, CY37128VP160-66AXC, CY37128VP160-83AXI, CY37128VP160-125AXI, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC	
*E	321635	See ECN	PCX	Added Package Diagram BG292 Updated all PBGA package type information (BG292 & BG388)	