

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

E·XFI

| Product Status | Obsolete |
|---------------------------------|--|
| Programmable Type | In-System Reprogrammable™ (ISR™) CMOS |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | - |
| Number of Macrocells | 128 |
| Number of Gates | - |
| Number of I/O | 133 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 160-LQFP |
| Supplier Device Package | 160-TQFP (24x24) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy37128vp160-125axc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.


The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to V_{CC} or GND. For more information, see the application note Understanding Bus-Hold—A Feature of Cypress CPLDs.

Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.










Figure 3. Input Macrocell




Figure 4. Input/Clock Macrocell

Clocking

Each I/O and buried macrocell has access to four synchronous clocks (CLK0, CLK1, CLK2 and CLK3) as well as an asynchronous product term clock PTCLK. Each input macrocell has access to all four synchronous clocks.

Dedicated Inputs/Clocks

Five pins on each member of the Ultra37000 family are designated as input-only. There are two types of dedicated inputs on Ultra37000 devices: input pins and input/clock pins. *Figure 3* illustrates the architecture for input pins. Four input options are available for the user: combinatorial, registered, double-registered, or latched. If a registered or latched option is selected, any one of the input clocks can be selected for control.

Figure 4 illustrates the architecture for the input/clock pins. Like the input pins, input/clock pins can be combinatorial, registered, double-registered, or latched. In addition, these pins feed the clocking structures throughout the device. The clock path at the input has user-configurable polarity.

Product Term Clocking

In addition to the four synchronous clocks, the Ultra37000 family also has a product term clock for asynchronous clocking. Each logic block has an independent product term clock which is available to all 16 macrocells. Each product term clock also supports user configurable polarity selection.

Timing Model


One of the most important features of the Ultra37000 family is the simplicity of its timing. All delays are worst case and system performance is unaffected by the features used. *Figure 5* illustrates the true timing model for the 167-MHz devices in high speed mode. For combinatorial paths, any input to any output incurs a 6.5-ns worst-case delay regardless of the amount of logic used. For synchronous systems, the input set-up time to the output macrocells for any input is 3.5 ns and the clock to output time is also 4.0 ns. These measurements are for any output and synchronous clock, regardless of the logic used.

The Ultra37000 features:

- · No fanout delays
- No expander delays
- No dedicated vs. I/O pin delays
- · No additional delay through PIM
- No penalty for using 0–16 product terms
- · No added delay for steering product terms
- · No added delay for sharing product terms
- No routing delays
- No output bypass delays

The simple timing model of the Ultra37000 family eliminates unexpected performance penalties.





CLOCK

Figure 5. Timing Model for CY37128

JTAG and PCI Standards

PCI Compliance

5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family's simple and predictable timing model ensures compliance with the PCI AC specifications independent of the design.

IEEE 1149.1-compliant JTAG

The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR.

Boundary Scan

The Ultra37000 family supports Bypass, Sample/Preload, Extest, Idcode, and Usercode boundary scan instructions. The JTAG interface is shown in *Figure 6*.




Figure 6. JTAG Interface

In-System Reprogramming (ISR)

In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing resources for pinout flexibility, and a simple timing model for consistent system performance.

Development Software Support

Warp

Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis.

Warp Professional[™]

Warp Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes.

Warp Enterprise[™]

Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simulation as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches.

Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the *Warp* for PC, *Warp* for UNIX, *Warp* Professional and *Warp* Enterprise data sheets on Cypress's web site (www.cypress.com).

Third-Party Software

Although *Warp* is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors.

Programming

There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configuration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the ISR Programming Kit data sheet (CY3700i).

The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information.


Ultra37000 CPLD Family






Logic Block Diagrams

CY37032/CY37032V









Inductance^[5]

| Parameter | Description | Test Conditions | 44- Lead TQFP | 44- Lead PLCC | 44- Lead CLCC | 84- Lead PLCC | 84- Lead CLCC | 100- Lead TQFP | 160- Lead TQFP | 208- Lead PQFP | Unit |
|-----------|---------------------------|--|---------------------|---------------------|---------------------|---------------------|---------------------|----------------------|----------------------|----------------------|------|
| | Maximum Pin Inductance | V _{IN} = 3.3V at f = 1 MHz | 2 | 5 | 2 | 8 | 5 | 8 | 9 | 11 | nH |


Capacitance^[5]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|-------------------------------------|---|------|------|
| C _{I/O} | Input/Output Capacitance | V_{IN} = 3.3V at f = 1 MHz at T _A = 25°C | 8 | pF |
| C _{CLK} | Clock Signal Capacitance | V_{IN} = 3.3V at f = 1 MHz at T _A = 25°C | 12 | pF |
| C _{DP} | Dual Functional Pins ^[9] | V_{IN} = 3.3V at f = 1 MHz at T _A = 25°C | 16 | pF |

Endurance Characteristics^[5]

| Parameter | Description | Test Conditions | Min. | Тур. | Unit |
|-----------|------------------------------|--|-------|--------|--------|
| Ν | Minimum Reprogramming Cycles | Normal Programming Conditions ^[2] | 1,000 | 10,000 | Cycles |

AC Characteristics







Switching Characteristics Over the Operating Range (continued)^[12]


| Parameter | Description | Unit |
|---|---|----------|
| | locking Parameters | |
| t _{COPT} ^[13, 14, 15] | Product Term Clock or Latch Enable (PTCLK) to Output | ns |
| t _{SPT} | Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK) | ns |
| t _{HPT} | Register or Latch Data Hold Time | ns |
| t _{ISPT} ^[13] | Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK) | ns |
| t _{IHPT} | Buried Register Used as an Input Register or Latch Data Hold Time | ns |
| t _{CO2PT} [13, 14, 15] | Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array) | ns |
| Pipelined Mode | Parameters | |
| t _{ICS} ^[13] | Input Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) to Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) | ns |
| Operating Freq | uency Parameters | <u> </u> |
| f _{MAX1} | Maximum Frequency with Internal Feedback (Lesser of 1/t _{SCS} , 1/(t _S + t _H), or 1/t _{CO}) ^[5] | MHz |
| f _{MAX2} | Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$, $1/(t_{S} + t_{H})$, or $1/t_{CO})^{[5]}$ | MHz |
| f _{MAX3} | Maximum Frequency with External Feedback (Lesser of $1/(t_{CO} + t_S)$ or $1/(t_{WL} + t_{WH})^{[5]}$ | MHz |
| f _{MAX4} | $ \begin{array}{c} \mbox{Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{CO} + t_{IS}), 1/t_{ICS}, 1/(t_{WL} + t_{WH}), 1/(t_{IS} + t_{IH}), \\ \mbox{or } 1/t_{SCS})^{[5]} \end{array} $ | MHz |
| Reset/Preset Pa | | - |
| t _{RW} | Asynchronous Reset Width ^[5] | ns |
| t _{RR} ^[13] | Asynchronous Reset Recovery Time ^[5] | ns |
| t _{RO} ^[13, 14, 15] | Asynchronous Reset to Output | ns |
| t _{PW} | Asynchronous Preset Width ^[5] | ns |
| t _{PR} ^[13] | Asynchronous Preset Recovery Time ^[5] | ns |
| t _{PO} ^[13, 14, 15] | Asynchronous Preset to Output | ns |
| User Option Pa | rameters | |
| t _{LP} | Low Power Adder | ns |
| t _{SLEW} | Slow Output Slew Rate Adder | ns |
| t _{3.3IO} | 3.3V I/O Mode Timing Adder ^[5] | ns |
| JTAG Timing P | arameters | |
| t _{S JTAG} | Set-up Time from TDI and TMS to TCK ^[5] | ns |
| t _{H JTAG} | Hold Time on TDI and TMS ^[5] | ns |
| t _{CO JTAG} | Falling Edge of TCK to TDO ^[5] | ns |
| f _{JTAG} | Maximum JTAG Tap Controller Frequency ^[5] | ns |





Switching Waveforms (continued)


Registered Input









Typical 5.0V Power Consumption (continued) CY37512




EAD-FRE

The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. V_{CC} = 5.0V, T_{A} = Room Temperature











Pin Configurations^[20] (continued)

100-ball Fine-Pitch BGA (BB100) for CY37064V Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|---|-------------------|--------------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------------------------|-------------------|
| A | NC | NC | I/O ₇ | I/O ₅ | I/O ₂ | I/O ₆₂ | I/O ₆₀ | I/O ₅₈ | I/O ₅₇ | I/O ₅₆ |
| В | I/O ₉ | I/O ₈ | I/O ₆ | I/O ₄ | I/O ₁ | I/O ₆₃ | V _{CC} | I/O ₅₉ | I/O ₅₅ | NC |
| С | I/O ₁₀ | тск | V _{CC} | I/O ₃ | NC | NC | I/O ₆₁ | V _{CC} | TDI | I/O ₅₄ |
| D | I/O ₁₁ | NC | I/O ₁₂ | I/O ₁₃ | I/O ₀ | NC | I/O ₅₁ | I/O ₅₂ | CLK ₃ / I ₄ | I/O ₅₃ |
| E | I/O ₁₄ | CLK ₀ / | I/O ₁₅ | NC | GND | GND | I/O ₄₈ | I/O ₄₉ | CLK ₂ / I ₃ | I/O ₅₀ |
| F | I/O ₁₇ | NC | NC | I/O ₁₆ | GND | GND | NC | NC | l ₂ | I/O ₄₇ |
| G | I/O ₂₂ | CLK ₁ / I ₁ | I/O ₂₁ | I/O ₁₉ | I/O ₁₈ | I/O ₄₆ | I/O ₄₅ | I/O ₄₄ | NC | I/O ₄₃ |
| н | I/O ₂₃ | TMS | V _{CC} | I/O ₂₀ | NC | I/O ₃₂ | I/O ₄₂ | V _{CC} | TDO | I/O ₄₁ |
| J | NC | I/O ₂₆ | I/O ₂₈ | NC | I/O ₃₁ | I/O ₃₃ | I/O ₃₅ | I/O ₃₇ | I/O ₃₉ | I/O ₄₀ |
| К | I/O ₂₄ | I/O ₂₅ | I/O ₂₇ | I/O ₂₉ | I/O ₃₀ | I/O ₃₄ | I/O ₃₆ | I/O ₃₈ | NC | NC |

100-ball Fine-Pitch BGA (BB100) for CY37128V Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|---|-------------------|--------------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------------------------|-------------------|
| A | NC | I/O ₉ | I/O ₈ | I/O ₆ | I/O ₃ | I/O ₇₆ | I/O ₇₄ | I/O ₇₂ | I/O ₇₁ | I/O ₇₀ |
| В | I/O ₁₁ | I/O ₁₀ | I/O ₇ | I/O ₅ | I/O ₂ | I/O ₇₇ | V _{CC} | I/O ₇₃ | I/O ₆₈ | I/O ₆₉ |
| С | I/O ₁₂ | I/O ₁₃ TCK | V _{CC} | I/O ₄ | I/O ₁ | I/O ₇₈ | I/O ₇₅ | V _{CC} | I/O ₆₇ TDI | I/O ₆₆ |
| D | I/O ₁₄ | NC | I/O ₁₅ | I/O ₁₆ | I/O ₀ | I/O ₇₉ | I/O ₆₃ | I/O ₆₄ | CLK ₃ / I ₄ | I/O ₆₅ |
| E | I/O ₁₇ | CLK ₀ / | I/O ₁₈ | I/O ₁₉ | GND | GND | I/O ₆₀ | I/O ₆₁ | CLK ₂ / I ₃ | I/O ₆₂ |
| F | I/O ₂₂ | JTAG EN | I/O ₂₁ | I/O ₂₀ | GND | GND | I/O ₅₉ | I/O ₅₈ | l ₂ | I/O ₅₇ |
| G | I/O ₂₇ | CLK ₁ / I ₁ | I/O ₂₆ | I/O ₂₄ | I/O ₂₃ | I/O ₅₆ | I/O ₅₅ | I/O ₅₄ | NC | I/O ₅₃ |
| н | I/O ₂₈ | I/O ₃₃ TMS | V _{CC} | I/O ₂₅ | I/O ₃₉ | I/O ₄₀ | I/O ₅₂ | V _{CC} | I/O ₄₇ TDO | I/O ₅₁ |
| J | I/O ₂₉ | I/O ₃₂ | I/O ₃₅ | V _{CC} | I/O ₃₈ | I/O ₄₁ | I/O ₄₃ | I/O ₄₅ | I/O ₄₈ | I/O ₅₀ |
| к | I/O ₃₀ | I/O ₃₁ | I/O ₃₄ | I/O ₃₆ | I/O ₃₇ | I/O ₄₂ | I/O ₄₄ | I/O ₄₆ | I/O ₄₉ | NC |





Pin Configurations^[20] (continued)

292-Ball PBGA (BG292) Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | |
|---|-------------------|----------------------------------|----------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|----------------------------------|--------------------|--------------------|---|
| A | GND | I/O ₂₁ | NC | I/O ₁₆ | I/O ₁₂ | I/O ₉ | I/O ₇ | I/O ₄ | I/O ₀ | I/O ₁₉₀ | I/O ₁₈₉ | I/O ₁₈₆ | I/O ₁₈₂ | NC | I/O ₁₇₈ | I/O ₁₇₅ | NC | NC | I/O ₁₆₉ | I/O ₁₆₈ | A |
| В | I/O ₂₃ | I/O ₂₀ | I/O ₁₉ | I/O ₁₈ | I/O ₁₅ | I/O ₁₁ | I/O ₈ | I/O ₅ | I/O ₁ | I/O ₁₉₁ | I/O ₁₈₇ | I/O ₁₈₅ | I/O ₁₈₁ | NC | NC | I/O ₁₇₄ | I/O ₁₇₁ | I/O ₁₇₀ | NC | I/O ₁₆₆ | В |
| С | NC | NC | I/O ₂₂ | NC | I/O ₁₇ | I/O ₁₄ | I/O ₁₀ | I/O ₆ | I/O ₂ | NC | I/O ₁₈₈ | I/O ₁₈₄ | I/O ₁₈₀ | I/O ₁₇₉ | I/O ₁₇₆ | I/O ₁₇₃ | I/O ₁₇₂ | I/O ₁₆₇ | I/O ₁₆₅ | I/O ₁₆₂ | С |
| D | I/O ₂₄ | NC | NC | GND | NC | V _{CCO} | I/O ₁₃ | GND | I/O ₃ | NC | V _{CC} | I/O ₁₈₃ | GND | I/O ₁₇₇ | V _{CCO} | NC | GND | I/O ₁₆₄ | TDI | I/O ₁₆₀ | D |
| Е | I/O ₂₇ | I/O ₂₆ | I/O ₂₅ | NC | | | | | | | | | | | | | I/O ₁₆₃ | I/O ₁₆₁ | I/O ₁₅₉ | I/O ₁₅₆ | Е |
| F | I/O ₃₀ | тск | I/O ₂₈ | V _{CCO} | | | | | | | | | | | | | V _{CCO} | I/O ₁₅₈ | NC | I/O ₁₅₄ | F |
| G | I/O ₃₃ | I/O ₃₂ | I/O ₃₁ | I/O ₂₉ | | | | | | | | | | | | | I/O ₁₅₇ | I/O ₁₅₅ | I/O ₁₅₃ | I/O ₁₅₂ | G |
| н | I/O ₃₅ | NC | I/O ₃₄ | GND | | | | GND | GND | GND | GND | GND | GND | | | | GND | I/O ₁₅₁ | I/O ₁₅₀ | I/O ₁₄₉ | н |
| J | I/O ₃₉ | I/O ₃₈ | I/O ₃₇ | I/O ₃₆ | | | | GND | GND | GND | GND | GND | GND | | | | I/O ₁₄₈ | I/O ₁₄₇ | I/O ₁₄₆ | I/O ₁₄₅ | J |
| к | I/O ₄₂ | I/O ₄₀ | I/O ₄₁ | V _{CC} | | | | GND | GND | GND | GND | GND | GND | | | | I/O ₁₄₄ | CLK ₃ /I ₄ | NC | NC | к |
| L | I/O ₄₃ | I/O ₄₄ | I/O ₄₅ | I/O ₄₆ | | | | GND | GND | GND | GND | GND | GND | | | | V _{CC} | CLK ₂ /I ₃ | I/O ₁₄₃ | NC | L |
| М | I/O ₄₇ | CLK ₀ /I ₀ | CLK ₁ /I ₁ | I/O ₄₈ | | | | GND | GND | GND | GND | GND | GND | | | | I/O ₁₃₉ | I/O ₁₄₀ | I/O ₁₄₁ | I/O ₁₄₂ | М |
| Ν | I/O ₄₉ | I/O ₅₀ | I/O ₅₁ | GND | | | | GND | GND | GND | GND | GND | GND | | | | GND | I/O ₁₃₆ | I/O ₁₃₇ | I/O ₁₃₈ | N |
| Ρ | I/O ₅₂ | I/O ₅₃ | I/O ₅₅ | I/O ₅₈ | | | | | | | | | | | | | I/O ₁₃₁ | I/O ₁₃₃ | I/O ₁₃₄ | I/O ₁₃₅ | Ρ |
| R | I/O ₅₄ | I/O ₅₆ | I/O ₅₉ | V _{CCO} | | | | | | | | | | | | | V _{CCO} | I/O ₁₃₀ | NC | I/O ₁₃₂ | R |
| Т | I/O ₅₇ | I/O ₆₀ | I/O ₆₂ | I/O ₆₅ | | | | | | | | | | | | | I/O ₁₂₄ | I/O ₁₂₇ | I/O ₁₂₈ | I/O ₁₂₉ | т |
| U | I/O ₆₁ | I/O ₆₃ | I/O ₆₆ | GND | I/O ₇₆ | V _{CCO} | I/O ₈₂ | GND | I/O ₉₁ | V _{CC} | I/O ₉₈ | I/O ₁₀₂ | GND | I/O ₁₁₂ | V _{CCO} | NC | GND | I/O ₁₂₃ | I/O ₁₂₂ | I/O ₁₂₆ | U |
| V | I/O ₆₄ | I/O ₆₇ | I/O ₆₉ | I/O ₇₅ | I/O ₇₈ | I/O ₈₁ | I/O ₈₅ | I/O ₈₈ | I/O ₉₂ | I ₂ | I/O ₉₇ | I/O ₁₀₁ | I/O ₁₀₅ | I/O ₁₀₉ | I/O ₁₁₃ | TDO | I/O ₁₁₄ | I/O ₁₁₇ | I/O ₁₂₁ | I/O ₁₂₅ | v |
| W | I/O ₆₈ | I/O ₇₀ | I/O ₇₂ | I/O ₇₄ | I/O ₇₉ | I/O ₈₃ | I/O ₈₆ | I/O ₈₉ | I/O ₉₃ | I/O ₉₅ | I/O ₉₆ | I/O ₁₀₀ | I/O ₁₀₄ | I/O ₁₀₇ | I/O ₁₁₀ | NC | NC | I/O ₁₁₅ | I/O ₁₁₈ | I/O ₁₂₀ | w |
| Y | I/O ₇₁ | I/O ₇₃ | I/O ₇₇ | TMS | I/O ₈₀ | I/O ₈₄ | I/O ₈₇ | I/O ₉₀ | I/O ₉₄ | NC | NC | I/O ₉₉ | I/O ₁₀₃ | I/O ₁₀₆ | I/O ₁₀₈ | I/O ₁₁₁ | NC | NC | I/O ₁₁₆ | I/O ₁₁₉ | Y |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | |





Pin Configurations^[20] (continued)

388-Lead PBGA (BG388)

Top View

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 |
|----|--------------------|-------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| A | GND | GND | I/O ₁₉ | I/O ₁₅ | I/O ₁₃ | I/O ₃₄ | I/O ₃₁ | I/O ₂₈ | I/O ₂₅ | I/O ₁₀ | I/O ₇ | I/O ₄ | I/O ₁ | I/O ₂₆₃ | I/O ₂₆₀ | I/O ₂₅₇ | I/O ₂₅₄ | I/O ₂₃₉ | I/O ₂₃₇ | I/O ₂₃₂ | I/O ₂₂₉ | I/O ₂₅₀ | I/O ₂₄₈ | I/O ₂₄₄ | GND | GND |
| в | GND | NC | I/O ₁₈ | I/O ₁₇ | I/O ₁₄ | I/O ₃₅ | I/O ₃₂ | I/O ₂₉ | I/O ₂₆ | I/O ₁₁ | I/O ₈ | I/O ₅ | I/O ₂ | V _{CC} | I/O ₂₆₁ | I/O ₂₅₈ | I/O ₂₅₅ | I/O ₂₅₂ | I/O ₂₃₄ | I/O ₂₃₁ | I/O ₂₂₈ | I/O ₂₄₉ | I/O ₂₄₆ | I/O ₂₄₅ | I/O ₂₄₀ | GND |
| С | I/O ₂₃ | I/O ₃₈ | I/O ₃₇ | I/O ₁₆ | I/O ₁₂ | I/O ₃₃ | I/O ₃₀ | I/O ₂₇ | I/O ₂₄ | I/O ₉ | I/O ₆ | I/O ₃ | I/O ₀ | I/O ₂₆₂ | I/O ₂₅₉ | I/O ₂₅₆ | I/O ₂₅₃ | I/O ₂₃₈ | I/O ₂₃₅ | I/O ₂₃₃ | I/O ₂₃₀ | I/O ₂₅₁ | I/O ₂₄₇ | I/O ₂₂₅ | I/O ₂₂₄ | I/O ₂₂₇ |
| D | I/O ₃₉ | I/O ₄₀ | I/O ₃₆ | NC | NC | I/O ₂₁ | I/O ₂₀ | V _{CCO} | V _{CCO} | NC | GND | GND | V _{CCO} | V _{CCO} | GND | GND | NC | V _{CCO} | V _{CCO} | I/O ₂₃₆ | I/O ₂₄₃ | NC | NC | I/O ₂₂₆ | I/O ₂₂₂ | I/O ₂₂₃ |
| Е | I/O ₄₂ | тск | I/O ₄₁ | NC | | | | | | | | | | | | | | | | | | | NC | TDI | I/O ₂₂₁ | I/O ₂₂₀ |
| F | I/O ₄₅ | I/O ₄₄ | I/O ₄₃ | I/O ₂₂ | | | | | | | | | | | | | | | | | | | I/O ₂₄₂ | I/O ₂₁₉ | I/O ₂₁₈ | I/O ₂₁₇ |
| G | I/O ₄₈ | I/O ₄₇ | I/O ₄₆ | I/O ₆₃ | | | | | | | | | | | | | | | | | | | I/O ₂₄₁ | I/O ₂₁₆ | I/O ₂₁₅ | I/O ₂₁₄ |
| Н | I/O ₄₉ | I/O ₅₀ | I/O ₅₁ | V _{CCO} | | | | | | | | | | | | | | | | | | | V _{CCO} | I/O ₂₁₁ | I/O ₂₁₂ | I/O ₂₁₃ |
| J | I/O ₅₂ | I/O ₅₃ | I/O ₅₄ | V _{CCO} | | | | | | | | | | | | | | | | | | | V _{CCO} | I/O ₂₀₈ | I/O ₂₀₉ | I/O ₂₁₀ |
| к | I/O ₅₅ | I/O ₅₆ | I/O ₅₇ | NC | | | | | | | | | | | | | | | | | | | NC | I/O ₂₀₅ | I/O ₂₀₆ | I/O ₂₀₇ |
| L | 10 | I/O ₅₉ | I/O ₅₈ | GND | | | | | | | GND | GND | GND | GND | GND | GND | | | | | | | GND | I/O ₂₀₄ | 14 | I/O ₁₉₇ |
| М | I/O ₆₁ | I/O ₆₀ | 11 | GND | | | | | | | GND | GND | GND | GND | GND | GND | | | | | | | GND | 13 | I/O ₂₀₃ | I/O ₂₀₂ |
| Ν | I/O ₆₄ | V_{CC} | I/O ₆₂ | V _{CCO} | | | | | | | GND | GND | GND | GND | GND | GND | | | | | | | V _{CCO} | I/O ₂₀₁ | I/O ₂₀₀ | I/O ₁₉₉ |
| Ρ | I/O ₆₅ | I/O ₆₆ | I/O ₆₇ | V _{CCO} | | | | | | | GND | GND | GND | GND | GND | GND | | | | | | | V _{CCO} | I/O ₁₉₆ | V_{CC} | I/O ₁₉₈ |
| R | I/O ₆₈ | I/O ₆₉ | I/O ₇₀ | GND | | | | | | | GND | GND | GND | GND | GND | GND | | | | | | | GND | I/O ₁₉₃ | I/O ₁₉₄ | I/O ₁₉₅ |
| т | I/O ₇₁ | I/O ₈₄ | I/O ₈₅ | GND | | | | | | | GND | GND | GND | GND | GND | GND | | | | | | | GND | I/O ₁₇₈ | I/O ₁₇₉ | I/O ₁₉₂ |
| U | I/O ₈₈ | I/O ₈₇ | I/O ₈₆ | NC | | | | | | | | | | | | | | | | | | | NC | I/O ₁₇₇ | I/O ₁₇₆ | I/O ₁₇₅ |
| V | I/O ₉₁ | I/O ₉₀ | I/O ₈₉ | V _{CCO} | | | | | | | | | | | | | | | | | | | V _{CCO} | I/O ₁₇₄ | I/O ₁₇₃ | I/O ₁₇₂ |
| W | I/O ₉₄ | I/O ₉₃ | I/O ₉₂ | V _{CCO} | | | | | | | | | | | | | | | | | | | V _{CCO} | I/O ₁₇₁ | I/O ₁₇₀ | I/O ₁₆₉ |
| Y | I/O ₉₅ | I/O ₇₂ | I/O ₇₃ | I/O ₁₁₀ | | | | | | | | | | | | | | | | | | | I/O ₁₅₃ | I/O ₁₉₀ | I/O ₁₉₁ | I/O ₁₆₈ |
| AA | I/O ₇₄ | I/O ₇₅ | I/O ₇₆ | I/O ₁₁₁ | | | | | | | | | | | | | | | | | | | I/O ₁₅₂ | I/O ₁₈₇ | I/O ₁₈₈ | I/O ₁₈₉ |
| AB | I/O ₇₇ | I/O ₇₈ | I/O ₇₉ | N/C | | | | | | | | | | | | | | | | | | | NC | I/O ₁₈₄ | I/O ₁₈₅ | I/O ₁₈₆ |
| AC | I/O ₈₁ | I/O ₈₀ | I/O ₁₀₈ | N/C | NC | I/O ₁₁₂ | I/O ₁₁₃ | V _{CCO} | V _{CCO} | NC | GND | GND | V _{CCO} | V _{CCO} | GND | GND | NC | V_{CCO} | V _{CCO} | I/O ₁₅₀ | I/O ₁₅₁ | NC | NC | I/O ₁₅₅ | I/O ₁₈₃ | I/O ₁₈₂ |
| AD | I/O ₁₀₉ | I/O ₈₂ | I/O ₈₃ | I/O ₁₁₇ | I/O ₉₇ | I/O ₁₀₀ | I/O ₁₀₂ | I/O ₁₀₅ | I/O ₁₂₀ | I/O ₁₂₃ | I/O ₁₂₆ | I/O ₁₂₉ | 12 | I/O ₁₃₃ | I/O ₁₃₆ | I/O ₁₃₉ | I/O ₁₄₂ | I/O ₁₅₇ | I/O ₁₅₉ | I/O ₁₆₁ | I/O ₁₆₃ | I/O ₁₆₆ | I/O ₁₄₆ | I/O ₁₈₀ | I/O ₁₈₁ | I/O ₁₅₄ |
| AE | GND | NC | I/O ₁₁₅ | I/O ₁₁₆ | I/O ₁₁₉ | I/O ₉₈ | I/O ₁₀₁ | I/O ₁₀₃ | I/O ₁₀₆ | I/O ₁₂₁ | I/O ₁₂₄ | I/O ₁₂₇ | $V_{\rm CC}$ | I/O ₁₃₀ | I/O ₁₃₄ | I/O ₁₃₇ | I/O ₁₄₀ | I/O ₁₄₃ | I/O ₁₆₀ | I/O ₁₆₂ | I/O ₁₆₅ | I/O ₁₄₄ | I/O ₁₄₇ | I/O ₁₄₈ | NC | GND |
| AF | GND | GND | I/O ₁₁₄ | I/O ₁₁₈ | I/O ₉₆ | I/O ₉₉ | TMS | I/O ₁₀₄ | I/O ₁₀₇ | I/O ₁₂₂ | I/O ₁₂₅ | I/O ₁₂₈ | I/O ₁₃₁ | I/O ₁₃₂ | I/O ₁₃₅ | I/O ₁₃₈ | I/O ₁₄₁ | I/O ₁₅₆ | I/O ₁₅₈ | TDO | I/O ₁₆₄ | I/O ₁₆₇ | I/O ₁₄₅ | I/O ₁₄₉ | GND | GND |





Pin Configurations^[20] (continued)

400-Ball Fine-Pitch BGA (BB400)


Top View

| А | GND | GND | NC | I/O ₁₇ | I/O ₁₆ | I/O ₁₄ | I/O ₂₉ | V_{CC} | I/O ₁₁ | GND | GND | I/O ₂₅₇ | V _{CC} | I/O ₂₃₉ | I/O ₂₃₃ | I/O ₂₃₂ | I/O ₂₃₀ | NC | GND | GND |
|---|-------------------|-------------------|--------------------|--------------------|--------------------|--------------------|-------------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-------------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| В | GND | GND | GND | NC | I/O ₁₅ | I/O ₁₃ | I/O ₂₈ | V _{CC} | I/O ₁₀ | GND | GND | I/O ₂₅₆ | V _{CC} | I/O ₂₃₈ | I/O ₂₃₁ | I/O ₂₂₉ | NC | GND | GND | GND |
| С | NC | GND | GND | GND | I/O ₂₀ | I/O ₁₂ | I/O ₂₇ | V _{CC} | I/O ₉ | GND | GND | I/O ₂₅₅ | V _{CC} | I/O ₂₃₇ | I/O ₂₂₈ | I/O ₂₄₅ | GND | GND | GND | NC |
| D | I/O ₄₄ | NC | GND | I/O ₂₁ | I/O ₁₉ | I/O ₁₈ | I/O ₂₆ | I/O ₂₅ | I/O ₈ | GND | GND | I/O ₂₅₄ | I/O ₂₃₅ | I/O ₂₃₆ | I/O ₂₅₁ | I/O ₂₄₄ | I/O ₂₄₃ | GND | NC | I/O ₂₂₇ |
| Е | I/O ₄₆ | I/O ₄₃ | I/O ₂₃ | I/O ₂₂ | NC | I/O ₃₅ | I/O ₃₄ | I/O ₂₄ | I/O ₇ | I/O ₄ | I/O ₂₆₃ | I/O ₂₅₃ | I/O ₂₃₄ | I/O ₂₅₀ | I/O ₂₄₈ | NC | I/O ₂₄₁ | I/O ₂₄₂ | I/O ₂₂₅ | I/O ₂₂₆ |
| F | I/O ₄₇ | I/O ₄₅ | I/O ₄₂ | I/O ₄₁ | I/O ₄₀ | NC | I/O ₃₃ | I/O ₃₂ | I/O ₆ | I/O ₃ | I/O ₂₆₂ | I/O ₂₅₂ | I/O ₂₄₉ | I/O ₂₄₇ | I/O ₂₂₀ | I/O ₂₂₁ | I/O ₂₄₀ | I/O ₂₂₂ | I/O ₂₂₃ | I/O ₂₂₄ |
| G | I/O ₅₃ | I/O ₅₂ | I/O ₅₁ | I/O ₅₀ | I/O ₃₉ | I/O ₃₈ | I/O ₃₇ | I/O ₃₁ | I/O ₅ | I/O ₂ | I/O ₂₆₁ | V _{CC} | I/O ₂₄₆ | I/O ₂₁₇ | I/O ₂₁₈ | I/O ₂₁₉ | I/O ₂₁₂ | I/O ₂₁₃ | I/O ₂₁₄ | I/O ₂₁₅ |
| н | V _{CC} | V _{CC} | V _{CC} | I/O ₄₉ | I/O ₄₈ | I/O ₃₆ | TCK | V _{CC} | I/O ₃₀ | I/O ₁ | I/O ₂₅₉ | I/O ₂₆₀ | V _{CC} | TDI | I/O ₂₁₆ | I/O ₂₁₀ | I/O ₂₁₁ | V _{CC} | V _{CC} | V _{CC} |
| J | I/O ₅₉ | I/O ₅₈ | I/O ₅₇ | I/O ₅₆ | I/O ₅₅ | I/O ₅₄ | V _{CC} | I/O ₆₂ | I/O ₆₀ | I/O ₀ | I/O ₂₅₈ | I/O ₂₀₂ | I/O ₂₀₃ | CLK ₃ /I ₄ | I/O ₂₀₄ | I/O ₂₀₅ | I/O ₂₀₆ | I/O ₂₀₇ | I/O ₂₀₈ | I/O ₂₀₉ |
| к | GND | GND | GND | GND | I/O ₆₅ | I/O ₆₄ | CLK ₀ /I ₀ | I/O ₆₃ | I/O ₆₁ | GND | GND | I/O ₁₉₈ | I/O ₁₉₉ | CLK ₂ /I ₃ | I/O ₂₀₀ | I/O ₂₀₁ | GND | GND | GND | GND |
| L | GND | GND | GND | GND | I/O ₆₉ | I/O ₆₈ | NC | I/O ₆₇ | I/O ₆₆ | GND | GND | I/O ₁₉₃ | I/O ₁₉₅ | l ₂ | I/O ₁₉₆ | I/O ₁₉₇ | GND | GND | GND | GND |
| Μ | I/O ₈₉ | I/O ₈₈ | I/O ₈₇ | I/O ₈₆ | I/O ₈₅ | I/O ₈₄ | CLK ₁ /I ₁ | I/O ₇₁ | I/O ₇₀ | I/O ₁₂₆ | I/O ₁₃₂ | I/O ₁₉₂ | I/O ₁₉₄ | V _{CC} | I/O ₁₇₄ | I/O ₁₇₅ | I/O ₁₇₆ | I/O ₁₇₇ | I/O ₁₇₈ | I/O ₁₇₉ |
| Ν | V _{CC} | V _{CC} | V _{CC} | I/O ₉₁ | I/O ₉₀ | I/O ₇₂ | TMS | V _{CC} | I/O ₁₂₈ | I/O ₁₂₇ | I/O ₁₃₃ | I/O ₁₆₂ | V _{CC} | TDO | I/O ₁₈₀ | I/O ₁₆₈ | I/O ₁₆₉ | V _{CC} | V _{CC} | V _{CC} |
| Ρ | I/O ₉₅ | I/O ₉₄ | I/O ₉₃ | I/O ₉₂ | I/O ₇₅ | I/O ₇₄ | I/O ₇₃ | I/O ₁₁₄ | V _{CC} | I/O ₁₂₉ | I/O ₁₃₄ | I/O ₁₃₇ | I/O ₁₆₃ | I/O ₁₈₁ | I/O ₁₈₂ | I/O ₁₈₃ | I/O ₁₇₀ | I/O ₁₇₁ | I/O ₁₇₂ | I/O ₁₇₃ |
| R | I/O ₈₀ | I/O ₇₉ | I/O ₇₈ | I/O ₁₀₈ | I/O ₇₇ | I/O ₇₆ | I/O ₁₁₅ | I/O ₁₁₇ | I/O ₁₂₀ | I/O ₁₃₀ | I/O ₁₃₅ | I/O ₁₃₈ | I/O ₁₆₄ | I/O ₁₆₅ | NC | I/O ₁₈₄ | I/O ₁₈₅ | I/O ₁₈₆ | I/O ₁₈₉ | I/O ₁₉₁ |
| Т | I/O ₈₂ | I/O ₈₁ | I/O ₁₁₀ | I/O ₁₀₉ | NC | I/O ₁₁₆ | I/O ₁₁₈ | I/O ₁₀₂ | I/O ₁₂₁ | I/O ₁₃₁ | I/O ₁₃₆ | I/O ₁₃₉ | I/O ₁₅₆ | I/O ₁₆₆ | I/O ₁₆₇ | NC | I/O ₁₅₄ | I/O ₁₅₅ | I/O ₁₈₇ | I/O ₁₉₀ |
| U | I/O ₈₃ | NC | GND | I/O ₁₁₁ | I/O ₁₁₂ | I/O ₁₁₉ | I/O ₁₀₄ | I/O ₁₀₃ | I/O ₁₂₂ | GND | GND | I/O ₁₄₀ | I/O ₁₅₇ | I/O ₁₅₈ | I/O ₁₅₀ | I/O ₁₅₁ | I/O ₁₅₃ | GND | NC | I/O ₁₈₈ |
| V | NC | GND | GND | GND | I/O ₁₁₃ | I/O ₉₆ | I/O ₁₀₅ | V _{CC} | I/O ₁₂₃ | GND | GND | I/O ₁₄₁ | V _{CC} | I/O ₁₅₉ | I/O14 4 | I/O ₁₅₂ | GND | GND | GND | NC |
| W | GND | GND | GND | NC | I/O ₉₇ | I/O ₉₉ | I/O ₁₀₆ | V _{CC} | I/O ₁₂₄ | GND | GND | I/O ₁₄₂ | V _{CC} | I/O ₁₆₀ | I/O ₁₄₅ | I/O ₁₄₇ | NC | GND | GND | GND |
| Y | GND | GND | NC | I/O ₉₈ | I/O ₁₀₀ | I/O ₁₀₁ | I/O ₁₀₇ | V _{CC} | I/O ₁₂₅ | GND | GND | I/O ₁₄₃ | V _{CC} | I/O ₁₆₁ | I/O ₁₄₆ | I/O ₁₄₈ | I/O ₁₄₉ | NC | GND | GND |





Package Diagrams




44-Lead Lead (Pb)-Free Plastic Leaded Chip Carrier J67


DIMENSIONS IN INCHES MIN. 000 SEATING PLANE ٥ PIN #1 IDånar 39 1 0.013 0.023 <u>0.650</u> 0.658 <u>0.685</u> 0.695 ł 0.590 0.630 0045 0055 1 Ŧ **p** 5ð 0.023 0.033 28 18 0.020 NIN <u>0.650</u> 0.658 - | <u>0.090</u> 0.120 0.165 0.180 <u>0.685</u> 0.695 51-85003-*A









44-Lead Ceramic Leaded Chip Carrier Y67













48-Ball (7.0 mm x 7.0 mm x 1.2 mm, 0.80 pitch) Thin BGA BA48D



51-85006-*A








Document #: 38-03007 Rev. *E






160-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (24 x 24 x 1.4 mm) (TQFP) A160










388-Ball Plastic Ball Grid Array PBGA (35 x 35 x 2.33 mm) BG388





Package Diagrams (continued)



400-Ball FBGA (21 x 21 x 1.4 mm) BB400

ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp* Professional, *Warp* Enterprise, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.





Document History Page

| REV. | ECN NO. | lssue Date | Orig. of Change | Description of Change | | | | | | | |
|------|---------|---------------|--------------------|---|--|--|--|--|--|--|--|
| ** | 106272 | 04/18/01 | SZV | Change from Spec number: 38-00475 to 38-03007 | | | | | | | |
| *A | 124942 | 03/21/03 | OOR | Updated 3.3V V _{CC} requirements for –144 speeds Added an Addendum | | | | | | | |
| *B | 126262 | 05/09/03 | TEH | Changed pinout for CY37128V BB100 package | | | | | | | |
| *C | 128125 | 07/16/03 | НОМ | bsoleted following 3.3V PLCC packaged devices: Y37032VP44-143JC Y37032VP44-100JC Y37032VP44-100JI Y37064VP44-143JC Y37064VP84-143JC Y37064VP44-100JC Y37064VP84-100JI Y37064VP84-100JI Y37064VP84-100JI Y37128VP84-125JC Y37128VP84-83JC Y37128VP84-83JI | | | | | | | |
| *D | 282709 | See ECN | YDT | Changed package diagrams and labels for consistency Added Lead (Pb)-free logo on first page, as well as a note in Features Added Lead (Pb)-free package diagram labels Added Lead-free Parts to Ordering Information CY37032P44-200AXC, CY37032P44-200JXC, CY37032P44-154AXI, CY37032P44-154JXI, CY37032P44-125AXC, CY37032P44-125JXC, CY37064P44-200AXC, CY37064P44-200JXC, CY37064P100-200AXC, CY37064P44-154AXI, CY37064P44-154JXI, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P44-154JXI, CY37064P44-125AXI, CY37064P44-125JXC, CY37164P100-125AXC, CY37164P100-167AXC, CY37128P160-125AXI, CY37128P84-167JXC, CY37128P100-167AXC, CY37128P160-125AXC, CY37128P84-125JXC, CY37128P100-125AXI, CY37128P160-125AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-125AXI, CY37256P160-154AXC, CY37256P160-154AXC, CY37192P160-125AXI, CY37256P160-154AXC, CY37256P160-125AXI, CY37032VP44-100AXC, CY37032VP44-100AXC, CY37032VP44-100AXI, CY37032VP44-100JXI, CY37064VP100-100AXC, CY37064VP100-143AXC, CY37032VP44-100AXC, CY37128VP100-125AXC, CY37128VP160-125AXI, CY37128VP160-125AXI, CY37128VP100-125AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-125AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-83AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-83AXC, CY37128VP160-125AXC, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXC, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXC, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXC, CY37128VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC | | | | | | | |
| *E | 321635 | See ECN | PCX | Added Package Diagram BG292 Updated all PBGA package type information (BG292 & BG388) | | | | | | | |