



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details					
Product Status	Obsolete				
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS				
Delay Time tpd(1) Max	10 ns				
Voltage Supply - Internal	4.5V ~ 5.5V				
Number of Logic Elements/Blocks	-				
Number of Macrocells	192				
Number of Gates	-				
Number of I/O	125				
Operating Temperature	-40°C ~ 85°C (TA)				
Mounting Type	Surface Mount				
Package / Case	160-LQFP				
Supplier Device Package	160-TQFP (24x24)				
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37192p160-125axi				

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








Figure 1. Logic Block with 50% Buried Macrocells

Low-Power Option

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block by logic block basis.

Product Term Allocator

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

Product Term Steering

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will "steer" ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

Product Term Sharing

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a

variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

Ultra37000 Macrocell

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

Buried Macrocell

Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.





The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.

The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to $V_{\rm CC}$ or GND. For more information, see the application note $Understanding\ Bus-Hold—A\ Feature\ of\ Cypress\ CPLDs.$

Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.




Figure 2. I/O and Buried Macrocells





Ultra37000 CPLD Family

resources for pinout flexibility, and a simple timing model for consistent system performance.

REGISTERED SIGNAL




Figure 5. Timing Model for CY37128

JTAG and PCI Standards

PCI Compliance

5V operation of the Ultra37000 is fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The 3.3V products meet all PCI requirements except for the output 3.3V clamp, which is in direct conflict with 5V tolerance. The Ultra37000 family's simple and predictable timing model ensures compliance with the PCI AC specifications independent of the design.

IEEE 1149.1-compliant JTAG

The Ultra37000 family has an IEEE 1149.1 JTAG interface for both Boundary Scan and ISR.

Boundary Scan

The Ultra37000 family supports Bypass, Sample/Preload, Extest, Idcode, and Usercode boundary scan instructions. The JTAG interface is shown in *Figure 6*.




Figure 6. JTAG Interface

In-System Reprogramming (ISR)

In-System Reprogramming is the combination of the capability to program or reprogram a device on-board, and the ability to support design changes without changing the system timing or device pinout. This combination means design changes during debug or field upgrades do not cause board respins. The Ultra37000 family implements ISR by providing a JTAG compliant interface for on-board programming, robust routing

Development Software Support

Warp

Warp is a state-of-the-art compiler and complete CPLD design tool. For design entry, Warp provides an IEEE-STD-1076/1164 VHDL text editor, an IEEE-STD-1364 Verilog text editor, and a graphical finite state machine editor. It provides optimized synthesis and fitting by replacing basic circuits with ones pre-optimized for the target device, by implementing logic in unused memory and by perfect communication between fitting and synthesis. To facilitate design and debugging, Warp provides graphical timing simulation and analysis.

Warp Professional™

Warp Professional contains several additional features. It provides an extra method of design entry with its graphical block diagram editor. It allows up to 5 ms timing simulation instead of only 2 ms. It allows comparison of waveforms before and after design changes.

Warp Enterprise™

Warp Enterprise provides even more features. It provides unlimited timing simulation and source-level behavioral simulation as well as a debugger. It has the ability to generate graphical HDL blocks from HDL text. It can even generate testbenches.

Warp is available for PC and UNIX platforms. Some features are not available in the UNIX version. For further information see the Warp for PC, Warp for UNIX, Warp Professional and Warp Enterprise data sheets on Cypress's web site (www.cypress.com).

Third-Party Software

Although *Warp* is a complete CPLD development tool on its own, it interfaces with nearly every third party EDA tool. All major third-party software vendors provide support for the Ultra37000 family of devices. Refer to the third-party software data sheet or contact your local sales office for a list of currently supported third-party vendors.

Programming


There are four programming options available for Ultra37000 devices. The first method is to use a PC with the 37000 UltraISR programming cable and software. With this method, the ISR pins of the Ultra37000 devices are routed to a connector at the edge of the printed circuit board. The 37000 UltraISR programming cable is then connected between the parallel port of the PC and this connector. A simple configuration file instructs the ISR software of the programming operations to be performed on each of the Ultra37000 devices in the system. The ISR software then automatically completes all of the necessary data manipulations required to accomplish the programming, reading, verifying, and other ISR functions. For more information on the Cypress ISR Interface, see the ISR Programming Kit data sheet (CY3700i).

The second method for programming Ultra37000 devices is on automatic test equipment (ATE). This is accomplished through a file created by the ISR software. Check the Cypress website for the latest ISR software download information.






Logic Block Diagrams (continued)









(d) Test Waveforms

Switching Characteristics Over the Operating Range [12]

Parameter	Description						
Combinatorial Mo	de Parameters	_					
t _{PD} ^[13, 14, 15]	Input to Combinatorial Output						
t _{PDL} [13, 14, 15]	Input to Output Through Transparent Input or Output Latch						
t _{PDLL} [13, 14, 15]	Input to Output Through Transparent Input and Output Latches	ns					
t _{EA} ^[13, 14, 15]	Input to Output Enable	ns					
t _{ER} ^[11, 13]	Input to Output Disable	ns					
Input Register Par	ameters						
t _{WL}	Clock or Latch Enable Input LOW Time ^[8]	ns					
t _{WH}	Clock or Latch Enable Input HIGH Time ^[8]	ns					
t _{IS}	Input Register or Latch Set-up Time	ns					
t _{IH}	Input Register or Latch Hold Time	ns					
t _{ICO} ^[13, 14, 15]	Input Register Clock or Latch Enable to Combinatorial Output	ns					
t _{ICOL} [13, 14, 15]	Input Register Clock or Latch Enable to Output Through Transparent Output Latch	ns					
Synchronous Cloc	cking Parameters						
t _{CO} ^[14, 15]	Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Output	ns					
t _S ^[13]	Set-Up Time from Input to Sync. Clk (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	ns					
t _H	Register or Latch Data Hold Time	ns					
t _{CO2} ^[13, 14, 15]	Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Combinatorial Output Delay (Through Logic Array)	ns					
t _{SCS} ^[13]	Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable (Through Logic Array)	ns					
t _{SL} ^[13]	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK_0 CLK_1 , CLK_2 , or CLK_3) or Latch Enable	ns					
t _{HL}	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable						

Notes:

- 11. $t_{\rm ER}$ measured with 5-pF AC Test Load and $t_{\rm EA}$ measured with 35-pF AC Test Load. 12. All AC parameters are measured with two outputs switching and 35-pF AC Test Load. 13. Logic Blocks operating in Low-Power Mode, add $t_{\rm LP}$ to this spec. 14. Outputs using Slow Output Slew Rate, add $t_{\rm SLEW}$ to this spec. 15. When $V_{\rm CCO}$ = 3.3V, add $t_{\rm 3.3IO}$ to this spec.





Ultra37000 CPLD Family

$\textbf{Switching Characteristics} \ \, \text{Over the Operating Range (continued)}^{[12]}$


Parameter	Description						
Product Term Clo	cking Parameters	1					
t _{COPT} [13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output	ns					
t _{SPT}	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)						
t _{HPT}	Register or Latch Data Hold Time						
t _{ISPT} ^[13]	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)						
t _{IHPT}	Buried Register Used as an Input Register or Latch Data Hold Time	ns					
t _{CO2PT} ^[13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)	ns					
Pipelined Mode P	arameters	ı					
t _{ICS} ^[13]	Input Register Synchronous Clock (CLK_0 , CLK_1 , CLK_2 , or CLK_3) to Output Register Synchronous Clock (CLK_0 , CLK_1 , CLK_2 , or CLK_3)	ns					
Operating Freque	ncy Parameters						
f _{MAX1}	Maximum Frequency with Internal Feedback (Lesser of $1/t_{SCS}$, $1/(t_{S} + t_{H})$, or $1/t_{CO}$) ^[5]	MHz					
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_W + t_W)$, $1/(t_S + t_H)$, or $1/(t_{CO})^{[5]}$	MHz					
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of 1/(t _{CO} + t _S) or 1/(t _{WL} + t _{WH}) ^[5]	MHz					
f _{MAX4}	Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{CO} + t_{IS}), 1/ t_{ICS} , 1/(t_{WL} + t_{WH}), 1/(t_{IS} + t_{IH}), or 1/ t_{SCS}) ^[5]	MHz					
Reset/Preset Para	ameters						
t _{RW}	Asynchronous Reset Width ^[5]	ns					
t _{RR} ^[13]	Asynchronous Reset Recovery Time ^[5]	ns					
t _{RO} ^[13, 14, 15]	Asynchronous Reset to Output	ns					
t _{PW}	Asynchronous Preset Width ^[5]	ns					
t _{PR} ^[13]	Asynchronous Preset Recovery Time ^[5]	ns					
t _{PO} ^[13, 14, 15]	Asynchronous Preset to Output	ns					
User Option Para	meters						
t _{LP}	Low Power Adder	ns					
t _{SLEW}	Slow Output Slew Rate Adder	ns					
t _{3.310}	3.3V I/O Mode Timing Adder ^[5]	ns					
JTAG Timing Pa	rameters	•					
t _{S JTAG}	Set-up Time from TDI and TMS to TCK ^[5]	ns					
t _{H JTAG}	Hold Time on TDI and TMS ^[5]	ns					
t _{CO JTAG}	Falling Edge of TCK to TDO ^[5]	ns					
f_{JTAG}	Maximum JTAG Tap Controller Frequency ^[5]	ns					





Switching Waveforms (continued)

Registered Input








Switching Waveforms (continued)


Latched Input and Output








Typical 5.0V Power Consumption (continued) **CY37128**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room\, Temperature$

CY37192




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. V_{CC} = 5.0V, T_A = Room Temperature






Typical 5.0V Power Consumption (continued) **CY37256**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room \, Temperature$

CY37384




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room\, Temperature$






Typical 5.0V Power Consumption (continued) **CY37512**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V, \, T_A = Room \, Temperature$

Typical 3.3V Power Consumption CY37032V




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 3.3V,\, T_A = Room\, Temperature$






44-pin TQFP (A44) Top View



44-pin PLCC (J67) / CLCC (Y67) Top View








Pin Configurations^[20] (continued)

100-lead TQFP (A100) Top View







Pin Configurations^[20] (continued)

100-ball Fine-Pitch BGA (BB100) for CY37064V Top View

	1	2	3	4	5	6	7	8	9	10
Α	NC	NC	I/O ₇	I/O ₅	I/O ₂	I/O ₆₂	I/O ₆₀	I/O ₅₈	I/O ₅₇	I/O ₅₆
В	I/O ₉	I/O ₈	I/O ₆	I/O ₄	I/O ₁	I/O ₆₃	V _{CC}	I/O ₅₉	I/O ₅₅	NC
С	I/O ₁₀	TCK	V _{CC}	I/O ₃	NC	NC	I/O ₆₁	V _{CC}	TDI	I/O ₅₄
D	I/O ₁₁	NC	I/O ₁₂	I/O ₁₃	I/O ₀	NC	I/O ₅₁	I/O ₅₂	CLK ₃ /	I/O ₅₃
E	I/O ₁₄	CLK ₀ /	I/O ₁₅	NC	GND	GND	I/O ₄₈	I/O ₄₉	CLK ₂ /	I/O ₅₀
F	I/O ₁₇	NC	NC	I/O ₁₆	GND	GND	NC	NC	l ₂	I/O ₄₇
G	I/O ₂₂	CLK ₁ /	I/O ₂₁	I/O ₁₉	I/O ₁₈	I/O ₄₆	I/O ₄₅	I/O ₄₄	NC	I/O ₄₃
Н	I/O ₂₃	TMS	V _{CC}	I/O ₂₀	NC	I/O ₃₂	I/O ₄₂	V _{CC}	TDO	I/O ₄₁
J	NC	I/O ₂₆	I/O ₂₈	NC	I/O ₃₁	I/O ₃₃	I/O ₃₅	I/O ₃₇	I/O ₃₉	I/O ₄₀
K	I/O ₂₄	I/O ₂₅	I/O ₂₇	I/O ₂₉	I/O ₃₀	I/O ₃₄	I/O ₃₆	I/O ₃₈	NC	NC

100-ball Fine-Pitch BGA (BB100) for CY37128V Top View


	1	2	3	4	5	6	7	8	9	10
Α	NC	I/O ₉	I/O ₈	I/O ₆	I/O ₃	I/O ₇₆	I/O ₇₄	I/O ₇₂	I/O ₇₁	I/O ₇₀
В	I/O ₁₁	I/O ₁₀	I/O ₇	I/O ₅	I/O ₂	I/O ₇₇	V _{CC}	I/O ₇₃	I/O ₆₈	I/O ₆₉
С	I/O ₁₂	I/O ₁₃ TCK	V _{CC}	I/O ₄	I/O ₁	I/O ₇₈	I/O ₇₅	V _{CC}	I/O ₆₇ TDI	I/O ₆₆
D	I/O ₁₄	NC	I/O ₁₅	I/O ₁₆	I/O ₀	I/O ₇₉	I/O ₆₃	I/O ₆₄	CLK ₃ /	I/O ₆₅
E	I/O ₁₇	CLK ₀ /	I/O ₁₈	I/O ₁₉	GND	GND	I/O ₆₀	I/O ₆₁	CLK ₂ /	I/O ₆₂
F	I/O ₂₂	JTAG EN	I/O ₂₁	I/O ₂₀	GND	GND	I/O ₅₉	I/O ₅₈	l ₂	I/O ₅₇
G	I/O ₂₇	CLK ₁ /	I/O ₂₆	I/O ₂₄	I/O ₂₃	I/O ₅₆	I/O ₅₅	I/O ₅₄	NC	I/O ₅₃
Н	I/O ₂₈	I/O ₃₃ TMS	V _{CC}	I/O ₂₅	I/O ₃₉	I/O ₄₀	I/O ₅₂	V _{CC}	I/O ₄₇ TDO	I/O ₅₁
J	I/O ₂₉	I/O ₃₂	I/O ₃₅	V _{CC}	I/O ₃₈	I/O ₄₁	I/O ₄₃	I/O ₄₅	I/O ₄₈	I/O ₅₀
K	I/O ₃₀	I/O ₃₁	I/O ₃₄	I/O ₃₆	I/O ₃₇	I/O ₄₂	I/O ₄₄	I/O ₄₆	I/O ₄₉	NC





Pin Configurations^[20] (continued)


208-Lead PQFP (N208) / CQFP (U208) Top View








100-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (TQFP) A100








100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100








160-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (24 x 24 x 1.4 mm) (TQFP) A160







388-Ball Plastic Ball Grid Array PBGA (35 x 35 x 2.33 mm) BG388







Addendum

3.3V Operating Range

(CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC)

Range	Ambient Temperature ^[2]	Junction Temperature	V _{cc}	
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.16V	