



Welcome to [E-XFL.COM](https://www.e-xfl.com)



### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
Number of Macrocells	192
Number of Gates	-
Number of I/O	125
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	160-LQFP
Supplier Device Package	160-TQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy37192p160-83axi">https://www.e-xfl.com/product-detail/infineon-technologies/cy37192p160-83axi</a>

**Logic Block Diagrams (continued)**
**CY37128/CY37128V**

**CY37192/CY37192V**


The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose output comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

## I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.

The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

## Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful for prototyping as designers can route new signals to the device without cutting trace connections to V<sub>CC</sub> or GND. For more information, see the application note **Understanding Bus-Hold—A Feature of Cypress CPLDs**.

## Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.




Figure 2. I/O and Buried Macrocells

## Ultra37000 CPLD Family





The third programming option for Ultra37000 devices is to utilize the embedded controller processor that already exists in the system. The Ultra37000 ISR software assists this method by converting the device JEDEC maps into the ISR serial stream that contains the ISR instruction information and the addresses and data of locations to be programmed. The embedded controller then simply directs this ISR stream to the chain of Ultra37000 devices to complete the desired reconfiguring or diagnostic operations. Contact your local sales office for information on availability of this option.

The fourth method for programming Ultra37000 devices is to use the same programmer that is currently being used to program FLASH 370i devices.

For all pinout, electrical, and timing requirements, refer to device data sheets. For ISR cable and software specifications, refer to the UltraISR kit data sheet (CY3700i).

### Third-Party Programmers

As with development software, Cypress support is available on a wide variety of third-party programmers. All major third-party programmers (including BP Micro, Data I/O, and SMS) support the Ultra37000 family.

Parameter <sup>[11]</sup>	$V_X$	Output Waveform Measurement Level
$t_{ER}(-)$	1.5V	
$t_{ER}(+)$	2.6V	
$t_{EA}(+)$	1.5V	
$t_{EA}(-)$	$V_{the}$	

(d) Test Waveforms

Switching Characteristics Over the Operating Range<sup>[12]</sup>

Parameter	Description	Unit
Combinatorial Mode Parameters		
$t_{PD}^{[13, 14, 15]}$	Input to Combinatorial Output	ns
$t_{PDL}^{[13, 14, 15]}$	Input to Output Through Transparent Input or Output Latch	ns
$t_{PDLL}^{[13, 14, 15]}$	Input to Output Through Transparent Input and Output Latches	ns
$t_{EA}^{[13, 14, 15]}$	Input to Output Enable	ns
$t_{ER}^{[11, 13]}$	Input to Output Disable	ns
Input Register Parameters		
$t_{WL}^{[18]}$	Clock or Latch Enable Input LOW Time	ns
$t_{WH}^{[18]}$	Clock or Latch Enable Input HIGH Time	ns
$t_S$	Input Register or Latch Set-up Time	ns
$t_H$	Input Register or Latch Hold Time	ns
$t_{CO}^{[13, 14, 15]}$	Input Register Clock or Latch Enable to Combinatorial Output	ns
$t_{COL}^{[13, 14, 15]}$	Input Register Clock or Latch Enable to Output Through Transparent Output Latch	ns
Synchronous Clocking Parameters		
$t_{CO}^{[14, 15]}$	Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable to Output	ns
$t_S^{[13]}$	Set-Up Time from Input to Sync. Clk ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable	ns
$t_H$	Register or Latch Data Hold Time	ns
$t_{CO2}^{[13, 14, 15]}$	Output Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable to Combinatorial Outputs Delay (Through Logic Array)	ns
$t_{SCS}^{[13]}$	Output Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable to Output Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable (Through Logic Array)	ns
$t_{SL}^{[13]}$	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable	ns
$t_{HL}$	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock ( $CLK_0$ , $CLK_1$ , $CLK_2$ , or $CLK_3$ ) or Latch Enable	ns

## Notes:

11.  $t_{ER}$  measured with 5-pF AC Test Load and  $t_{EA}$  measured with 35-pF AC Test Load.
12. All AC parameters are measured with two outputs switching and 35-pF AC Test Load.
13. Logic Blocks operating Low-Power Mode, add  $t_p$  to this spec.
14. Outputs using Slow Output Slew Rate, add  $t_{slow}$  to this spec.
15. When  $V_{CO} = 3.3V$ , add  $t_{3.3V}$  to this spec.



































