

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	197
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	292-BGA
Supplier Device Package	292-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy37256p256-154bgc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








Figure 1. Logic Block with 50% Buried Macrocells

Low-Power Option

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block by logic block basis.

Product Term Allocator

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

Product Term Steering

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will "steer" ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

Product Term Sharing

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a

variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

Ultra37000 Macrocell

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

Buried Macrocell

Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.





The buried macrocell also supports input register capability. The buried macrocell can be configured to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

I/O Macrocell

Figure 2 illustrates the architecture of the I/O macrocell. The I/O macrocell supports the same functions as the buried macrocell with the addition of I/O capability. At the output of the macrocell, a polarity control mux is available to select active LOW or active HIGH signals. This has the added advantage of allowing significant logic reduction to occur in many applications.

The Ultra37000 macrocell features a feedback path to the PIM separate from the I/O pin input path. This means that if the macrocell is buried (fed back internally only), the associated I/O pin can still be used as an input.

Bus Hold Capabilities on all I/Os

Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold maintains the last state of a pin when the pin is placed in a high-impedance state, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to $V_{\rm CC}$ or GND. For more information, see the application note $Understanding\ Bus-Hold—A\ Feature\ of\ Cypress\ CPLDs$.

Programmable Slew Rate Control

Each output has a programmable configuration bit, which sets the output slew rate to fast or slow. For designs concerned with meeting FCC emissions standards the slow edge provides for lower system noise. For designs requiring very high performance the fast edge rate provides maximum system performance.




Figure 2. I/O and Buried Macrocells





Ultra37000 CPLD Family

5.0V Device Characteristics Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied55°C to +125°C

Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs	0.5)/47.0)/
in High-Z State	–0.5V to +7.0V
DC Input Voltage	0.5V to +7.0V
DC Program Voltage	4.5 to 5.5V
Current into Outputs	16 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range^[2]

Range	Ambient Temperature ^[2]	Junction Temperature	Output Condition	V _{cc}	V _{cco}
Commercial	0°C to +70°C	0°C to +90°C	5V	5V ± 0.25V	5V ± 0.25V
			3.3V	5V ± 0.25V	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	–40°C to +105°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	$5V \pm 0.5V$	$3.3V\pm0.3V$
Military ^[3]	–55°C to +125°C	–55°C to +130°C	5V	$5V \pm 0.5V$	5V ± 0.5V
			3.3V	5V ± 0.5V	$3.3V\pm0.3V$

5.0V Device Electrical Characteristics Over the Operating Range

Parameter	Description	Test Cor	nditions	Min.	Тур.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min.	$I_{OH} = -3.2 \text{ mA (Com'l/Ind)}^{[4]}$	2.4			V
			$I_{OH} = -2.0 \text{ mA } (Mil)^{[4]}$	2.4			V
V _{OHZ}	Output HIGH Voltage with	V _{CC} = Max.	$I_{OH} = 0 \mu A (Com'l)^{[6]}$			4.2	V
	Output Disabled ^[5]		$I_{OH} = 0 \mu A (Ind/Mil)^{[6]}$			4.5	V
			$I_{OH} = -100 \mu A (Com'I)^{[6]}$			3.6	V
			$I_{OH} = -150 \mu A (Ind/Mil)^{[6]}$			3.6	V
V_{OL}	Output LOW Voltage	V _{CC} = Min.	I _{OL} = 16 mA (Com'l/Ind) ^[4]			0.5	V
			I _{OL} = 12 mA (Mil) ^[4]			0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIG	GH Voltage for all Inputs ^[7]	2.0		V_{CCmax}	V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LO	W Voltage for all Inputs ^[7]	-0.5		0.8	V
I _{IX}	Input Load Current	V_I = GND OR V_{CC} , Bus-Hold	Disabled	-10		10	μА
I _{OZ}	Output Leakage Current	V_O = GND or V_{CC} , Output Di	sabled, Bus-Hold Disabled	-50		50	μА
Ios	Output Short Circuit Current ^[5,8]	V_{CC} = Max., V_{OUT} = 0.5V		-30		-160	mA
I _{BHL}	Input Bus-Hold LOW Sustaining Current	V _{CC} = Min., V _{IL} = 0.8V		+75			μА
I _{ВНН}	Input Bus-Hold HIGH Sustaining Current	V _{CC} = Min., V _{IH} = 2.0V		-75			μА
I _{BHLO}	Input Bus-Hold LOW Overdrive Current	V _{CC} = Max.				+500	μА
Івнно	Input Bus-Hold HIGH Overdrive Current	V _{CC} = Max.				-500	μА

- Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 Family devices, please refer to the Application Note titled "An Introduction to In System Reprogramming with the Ultra37000."
- 3. TA is the "Instant On" case temperature.
- 4. I_{OH} = -2 mA, I_{OL} = 2 mA for TDO.
 5. Tested initially and after any design or process changes that may affect these parameters.
- When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus-Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.





Inductance^[5]

Parameter	Description	Test Conditions	44- Lead TQFP	44- Lead PLCC	44- Lead CLCC	84- Lead PLCC	84- Lead CLCC	100- Lead TQFP	160- Lead TQFP	208- Lead PQFP	Unit
	Maximum Pin Inductance	V _{IN} = 3.3V at f = 1 MHz	2	5	2	8	5	8	9	11	nΗ

Capacitance^[5]


Parameter	Description	Test Conditions	Max.	Unit
C _{I/O}	Input/Output Capacitance	V_{IN} = 3.3V at f = 1 MHz at T_A = 25°C	8	pF
C _{CLK}	Clock Signal Capacitance	V_{IN} = 3.3V at f = 1 MHz at T_A = 25°C	12	pF
C _{DP}	Dual Functional Pins ^[9]	$V_{IN} = 3.3V$ at f = 1 MHz at $T_A = 25^{\circ}C$	16	pF


Endurance Characteristics^[5]

Parameter	Description	Test Conditions	Min.	Тур.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions ^[2]	1,000	10,000	Cycles


AC Characteristics


5.0V AC Test Loads and Waveforms





3.3V AC Test Loads and Waveforms









Ultra37000 CPLD Family

$\textbf{Switching Characteristics} \ \, \text{Over the Operating Range (continued)}^{[12]}$

Parameter	Description	Unit
Product Term Clo	cking Parameters	1
t _{COPT} [13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output	ns
t _{SPT}	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)	ns
t _{HPT}	Register or Latch Data Hold Time	ns
t _{ISPT} ^[13]	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)	ns
t _{IHPT}	Buried Register Used as an Input Register or Latch Data Hold Time	ns
t _{CO2PT} ^[13, 14, 15]	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)	ns
Pipelined Mode P	arameters	1
t _{ICS} ^[13]	Input Register Synchronous Clock (CLK_0 , CLK_1 , CLK_2 , or CLK_3) to Output Register Synchronous Clock (CLK_0 , CLK_1 , CLK_2 , or CLK_3)	ns
Operating Freque	ncy Parameters	
f _{MAX1}	Maximum Frequency with Internal Feedback (Lesser of $1/t_{SCS}$, $1/(t_{S} + t_{H})$, or $1/t_{CO}$) ^[5]	MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_W + t_W)$, $1/(t_S + t_H)$, or $1/(t_{CO})^{[5]}$	MHz
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of 1/(t _{CO} + t _S) or 1/(t _{WL} + t _{WH}) ^[5]	MHz
f _{MAX4}	Maximum Frequency in Pipelined Mode (Lesser of 1/(t_{CO} + t_{IS}), 1/ t_{ICS} , 1/(t_{WL} + t_{WH}), 1/(t_{IS} + t_{IH}), or 1/ t_{SCS}) ^[5]	MHz
Reset/Preset Para	ameters	
t _{RW}	Asynchronous Reset Width ^[5]	ns
t _{RR} ^[13]	Asynchronous Reset Recovery Time ^[5]	ns
t _{RO} ^[13, 14, 15]	Asynchronous Reset to Output	ns
t _{PW}	Asynchronous Preset Width ^[5]	ns
t _{PR} ^[13]	Asynchronous Preset Recovery Time ^[5]	ns
t _{PO} ^[13, 14, 15]	Asynchronous Preset to Output	ns
User Option Para	meters	
t _{LP}	Low Power Adder	ns
t _{SLEW}	Slow Output Slew Rate Adder	ns
t _{3.310}	3.3V I/O Mode Timing Adder ^[5]	ns
JTAG Timing Pa	rameters	•
t _{S JTAG}	Set-up Time from TDI and TMS to TCK ^[5]	ns
t _{H JTAG}	Hold Time on TDI and TMS ^[5]	ns
t _{CO JTAG}	Falling Edge of TCK to TDO ^[5]	ns
f_{JTAG}	Maximum JTAG Tap Controller Frequency ^[5]	ns





Switching Characteristics Over the Operating Range [12]

	200	MHz	167	MHz	154	MHz	143	MHz	125	MHz	100 N	ЛHz	83 M	Hz	66 1	ИHz	
Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
Combinatorial	Mod	e Para	amete	rs													•
t _{PD} ^[13, 14, 15]		6		6.5		7.5		8.5		10		12		15		20	ns
t _{PDL} [13, 14, 15]		11		12.5		14.5		16		16.5		17		19		22	ns
t _{PDI I} [13, 14, 15]		12		13.5		15.5		17		17.5		18		20		24	ns
t _{EA} ^[13, 14, 15]		8		8.5		11		13		14		16		19		24	ns
t _{ER} ^[11, 13]		8		8.5		11		13		14		16		19		24	ns
Input Register	Para	meter	s					•						•			
t _{WL}	2.5		2.5		2.5		2.5		3		3		4		5		ns
t _{WH}	2.5		2.5		2.5		2.5		3		3		4		5		ns
t _{IS}	2		2		2		2		2		2.5		3		4		ns
t _{IH}	2		2		2		2		2		2.5		3		4		ns
t _{ICO} [13, 14, 15]		11		11		11		12.5		12.5		16		19		24	ns
t _{ICOL} [13, 14, 15]		12		12		12		14		16		18		21		26	ns
Synchronous	Clock	king P	aram	eters					•								•
t _{CO} [14, 15]		4		4		4.5		6		6.5 ^[16]		6.5 ^[17]		8 ^[18]		10	ns
t _S ^[13]	4		4		5		5		5.5 ^[16]		6 ^[17]		8 ^[18]		10		ns
t _H	0		0		0		0		0		0		0		0		ns
t _{CO2} [13, 14, 15]		9.5		10		11		12		14		16		19		24	ns
t _{SCS} ^[13]	5		6		6.5		7		8 ^[16]		10		12		15		ns
t _{SL} ^[13]	7.5		7.5		8.5		9		10		12		15		15		ns
t _{HL}	0		0		0		0		0		0		0		0		ns
Product Term	Clock	king P	aram	eters				•						•			
t _{COPT} [13, 14, 15]		7		10		10		13		13		13		15		20	ns
t _{SPT}	2.5		2.5		2.5		3		5		5.5		6		7		ns
t _{HPT}	2.5		2.5		2.5		3		5		5.5		6		7		ns
t _{ISPT} ^[13]	0		0		0		0		0		0		0		0		ns
t _{IHPT}	6		6.5		6.5		7.5		9		11		14		19		ns
t _{CO2PT} [13, 14, 15]		12		14		15		19		19		21		24		30	ns
Pipelined Mo	de Pa	rame	ters					I	<u>I</u>					I			1
t _{ICS} ^[13]	5		6		6		7		8 ^[16]		10		12		15		ns
Operating Free		cy Pa		ers													
f _{MAX1}	200		167		154		143		125 ^[16]		100		83		66		MHz
f _{MAX2}	200		200		200		167		154		153 ^[17]		125 ^[18]		100		MHz
f _{MAX3}	125		125		105		91		83		80 ^[17]		62.5		50		MHz
f _{MAX4}	167		167		154		125		118		100		83		66		MHz
Reset/Preset F	aram	neters															
t _{RW}	8		8		8		8		10		12		15		20		ns
t _{RR} ^[13]	10		10		10		10		12		14		17		22		ns
Notes:								-						-			


^{16.} The following values correspond to the CY37512 and CY37384 devices: $t_{\rm CO}$ = 5 ns, $t_{\rm SCS}$ = 8.5 ns, $t_{\rm ICS}$ = 8.5 n






Switching Waveforms (continued)


Registered Output with Product Term Clocking Input Going Through the Array



Registered Output with Product Term Clocking Input Coming From Adjacent Buried Register



Latched Output








Switching Waveforms (continued)


Latched Input and Output








Typical 5.0V Power Consumption (continued) **CY37128**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. $V_{CC} = 5.0V,\, T_A = Room\, Temperature$

CY37192




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled. V_{CC} = 5.0V, T_A = Room Temperature






44-pin TQFP (A44) Top View



44-pin PLCC (J67) / CLCC (Y67) Top View








Pin Configurations^[20] (continued)

160-Lead TQFP (A160) / CQFP (U162) for CY37128(V) and CY37256(V) Top View







Pin Configurations^[20] (continued)

256-Ball Fine-Pitch BGA (BB256) Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α	GND	GND	I/O ₂₆	I/O ₂₄	I/O ₂₀	V _{CC}	I/O ₁₁	GND	GND	I/O ₁₈₆	V _{CC}	I/O ₁₇₇	I/O ₁₇₂	I/O ₁₆₇	GND	GND
В	GND	I/O ₂₇	I/O ₂₅	I/O ₂₃	I/O ₁₉	I/O ₁₅	I/O ₁₀	GND	GND	I/O ₁₈₅	I/O ₁₈₁	I/O ₁₇₆	I/O ₁₇₁	I/O ₁₆₆	I/O ₁₆₅	GND
С	I/O ₂₉	I/O ₂₈	NC	I/O ₂₂	I/O ₁₈	I/O ₁₄	I/O ₉	I/O ₄	I/O ₁₉₁	I/O ₁₈₄	I/O ₁₈₀	I/O ₁₇₅	I/O ₁₇₀	NC	I/O ₁₆₃	I/O ₁₆₄
D	I/O ₃₂	I/O ₃₁	I/O ₃₀	NC	I/O ₁₇	I/O ₁₃	I/O ₈	I/O ₃	I/O ₁₉₀	I/O ₁₈₃	I/O ₁₇₉	I/O ₁₇₄	I/O ₁₆₉	I/O ₁₆₀	I/O ₁₆₁	I/O ₁₆₂
E	I/O ₃₅	I/O ₃₄	I/O ₃₃	I/O ₂₁	I/O ₁₆	I/O ₁₂	I/O ₇	I/O ₂	I/O ₁₈₉	V _{CC}	I/O ₁₇₈	I/O ₁₇₃	I/O ₁₆₈	I/O ₁₅₇	I/O ₁₅₈	I/O ₁₅₉
F	V _{CC}	I/O ₃₈	I/O ₃₇	I/O ₃₆	TCK	V _{CC}	I/O ₆	I/O ₁	I/O ₁₈₈	I/O ₁₈₂	V _{CC}	TDI	I/O ₁₅₄	I/O ₁₅₅	I/O ₁₅₆	V _{CC}
G	I/O ₄₃	I/O ₄₂	I/O ₄₁	I/O ₄₀	V _{CC}	I/O ₃₉	I/O ₅	I/O ₀	I/O ₁₈₇	I/O ₁₄₈	I/O ₁₄₉	CLK ₃ /I ₄	I/O ₁₅₀	I/O ₁₅₁	I/O ₁₅₂	I/O ₁₅₃
Н	GND	GND	I/O ₄₇	I/O ₄₆	CLK ₀ /I ₀	I/O ₄₅	I/O ₄₄	GND	GND	I/O ₁₄₄	I/O ₁₄₅	CLK ₂ /I ₃	I/O ₁₄₆	I/O ₁₄₇	GND	GND
J	GND	GND	I/O ₅₁	I/O ₅₀	NC	I/O ₄₉	I/O ₄₈	GND	GND	I/O ₁₄₀	I/O ₁₄₁	l ₂	I/O ₁₄₂	I/O ₁₄₃	GND	GND
K	I/O ₅₇	I/O ₅₆	I/O ₅₅	I/O ₅₄	CLK ₁	I/O ₅₃	I/O ₅₂	I/O ₉₁	I/O ₉₆	I/O ₁₀₁	I/O ₁₃₅	V _{CC}	I/O ₁₃₆	I/O ₁₃₇	I/O ₁₃₈	I/O ₁₃₉
L	V _{CC}	I/O ₆₀	I/O ₅₉	I/O ₅₈	TMS	V _{CC}	I/O ₈₆	I/O ₉₂	I/O ₉₇	I/O ₁₀₂	V _{CC}	TDO	I/O ₁₃₂	I/O ₁₃₃	I/O ₁₃₄	V _{CC}
M	I/O ₆₃	I/O ₆₂	I/O ₆₁	I/O ₇₂	I/O ₇₇	I/O ₈₂	V _{CC}	I/O ₉₃	I/O ₉₈	I/O ₁₀₃	I/O ₁₀₈	I/O ₁₁₂	I/O ₁₁₇	I/O ₁₂₉	I/O ₁₃₀	I/O ₁₃₁
N	I/O ₆₆	I/O ₆₅	I/O ₆₄	I/O ₇₃	I/O ₇₈	I/O ₈₃	I/O ₈₇	I/O ₉₄	I/O ₉₉	I/O ₁₀₄	I/O ₁₀₉	I/O ₁₁₃	NC	I/O ₁₂₆	I/O ₁₂₇	I/O ₁₂₈
Р	I/O ₆₈	I/O ₆₇	NC	I/O ₇₄	I/O79	I/O ₈₄	I/O ₈₈	I/O ₉₅	I/O ₁₀₀	I/O ₁₀₅	I/O ₁₁₀	I/O ₁₁₄	I/O ₁₁₈	NC	I/O ₁₂₄	I/O ₁₂₅
R	GND	I/O ₆₉	I/O ₇₀	I/O ₇₅	I/O ₈₀	I/O ₈₅	I/O ₈₉	GND	GND	I/O ₁₀₆	I/O ₁₁₁	I/O ₁₁₅	I/O ₁₁₉	I/O ₁₂₁	I/O ₁₂₃	GND
Т	GND	GND	I/O ₇₁	I/O ₇₆	I/O ₈₁	V _{CC}	I/O ₉₀	GND	GND	I/O ₁₀₇	V _{CC}	I/O ₁₁₆	I/O ₁₂₀	I/O ₁₂₂	GND	GND



Ultra37000 CPLD Family

5.0V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
128	167	CY37128P84-167JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial
		CY37128P84-167JXC	J83	84-Lead Lead Free Plastic Leaded Chip Carrier	1
		CY37128P100-167AC	A100	100-Lead Thin Quad Flat Pack	
		CY37128P100-167AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128P160-167AC	A160	160-Lead Thin Quad Flat Pack	
		CY37128P160-167AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
	125	CY37128P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercia
		CY37128P84-125JXC	J83	84-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37128P100-125AC	A100	100-Lead Thin Quad Flat Pack	
		CY37128P100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37128P160-125AC	A160	160-Lead Thin Quad Flat Pack	
		CY37128P160-125AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37128P84-125JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial
		CY37128P84-125JXI	J83	84-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37128P100-125AI	A100	100-Lead Thin Quad Flat Pack	
		CY37128P100-125AXI	A100	100-Lead Lead Free Thin Quad Flat Pack	1
		CY37128P160-125AI	A160	160-Lead Thin Quad Flat Pack	1
		CY37128P160-125AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	1
		5962-9952102QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military
	100	CY37128P84-100JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercia
		CY37128P84-100JXC	J83	84-Lead Lead Free Plastic Leaded Chip Carrier	1
		CY37128P100-100AC	A100	100-Lead Thin Quad Flat Pack	+
		CY37128P100-100AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	1
		CY37128P160-100AC	A160	160-Lead Thin Quad Flat Pack	+
		CY37128P160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	=
		CY37128P84-100JI	J83	84-Lead Plastic Leaded Chip Carrier	Industrial
		CY37128P100-100AI	A100	100-Lead Thin Quad Flat Pack	=
		CY37128P100-100AXI	A100	100-Lead Lead Free Thin Quad Flat Pack	=
		CY37128P160-100AI	A160	160-Lead Thin Quad Flat Pack	
		5962-9952101QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military
192	154	CY37192P160-154AC	A160	160-Lead Thin Quad Flat Pack	Commercia
-		CY37192P160-154AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
	125	CY37192P160-125AC	A160	160-Lead Thin Quad Flat Pack	Commercia
		CY37192P160-125AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	+
		CY37192P160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37192P160-125AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	1
	83	CY37192P160-83AC	A160	160-Lead Thin Quad Flat Pack	Commercia
	-	CY37192P160-83AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	†
		CY37192P160-83AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37192P160-83AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	+



Ultra37000 CPLD Family


3.3V Ordering Information (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range		
64	143	CY37064VP44-143AC	A44	44-Lead Thin Quad Flatpack	Commercia		
		CY37064VP44-143AXC	A44	44-Lead Lead Free Thin Quad Flatpack			
		CY37064VP48-143BAC	BA50	48-Ball Fine-Pitch Ball Grid Array			
		CY37064VP100-143AC	A100	100-Lead Thin Quad Flatpack			
		CY37064VP100-143AXC	A100	100-Lead Lead Free Thin Quad Flatpack			
		CY37064VP100-143BBC	BB100	100-Ball Fine-Pitch Ball Grid Array			
	100	CY37064VP44-100AC	A44	44-Lead Thin Quad Flatpack	Commercia		
		CY37064VP44-100AXC	A44	44-Lead Lead Free Thin Quad Flatpack			
		CY37064VP48-100BAC	BA50	48-Ball Fine-Pitch Ball Grid Array			
		CY37064VP100-100AC	A100	100-Lead Thin Quad Flatpack			
		CY37064VP100-100AXC	A100	100-Lead Lead Free Thin Quad Flatpack			
		CY37064VP100-100BBC	BB100	100-Ball Fine-Pitch Ball Grid Array			
		CY37064VP44-100AI	A44	44-Lead Thin Quad Flatpack	Industrial		
		CY37064VP44-100AXI	A44	44-Lead Lead Free Thin Quad Flatpack			
		CY37064VP48-100BAI	BA50	48-Ball Fine-Pitch Ball Grid Array			
		CY37064VP100-100BBI	BB100	100-Ball Fine-Pitch Ball Grid Array			
		CY37064VP100-100AI	A100	100-Lead Thin Quad Flatpack			
		CY37064VP100-100AXI	A100	100-Lead Lead Free Thin Quad Flatpack			
		5962-9952001QYA	Y67	44-Lead Ceramic Leaded Chip Carrier	Military		
128	125	CY37128VP100-125AC	A100	100-Lead Thin Quad Flat Pack	Commercia		
		CY37128VP100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack			
		CY37128VP100-125BBC	BB100	100-Ball Fine-Pitch Ball Grid Array			
		CY37128VP160-125AC	A160	160-Lead Thin Quad Flat Pack			
		CY37128VP160-125AXC	A160	160-Lead Lead Free Thin Quad Flat Pack			
		CY37128VP160-125AI	A160	160-Lead Thin Quad Flat Pack	Industrial		
		CY37128VP160-125AXI	A160	160-Lead Lead Free Thin Quad Flat Pack			
	83	CY37128VP100-83AC	A100	100-Lead Thin Quad Flat Pack	Commercia		
		CY37128VP100-83AXC	A100	100-Lead Lead Free Thin Quad Flat Pack			
		CY37128VP100-83BBC	BB100	100-Ball Fine-Pitch Ball Grid Array			
		CY37128VP160-83AC	A160	160-Lead Thin Quad Flat Pack			
		CY37128VP160-83AXC	A160	160-Lead Lead Free Thin Quad Flat Pack			
		CY37128VP100-83AI	A100	100-Lead Thin Quad Flat Pack	Industrial		
		CY37128VP100-83AXI	A100	100-Lead Lead Free Thin Quad Flat Pack			
		CY37128VP100-83BBI	BB100	100-Ball Fine-Pitch Ball Grid Array			
		CY37128VP160-83AI	A160	160-Lead Thin Quad Flat Pack			
		CY37128VP160-83AXI	A160	160-Lead Lead Free Thin Quad Flat Pack			
		5962-9952201QYA	Y84	84-Lead Ceramic Leaded Chip Carrier	Military		
192	100	CY37192VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercia		
		CY37192VP160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack			
	66	CY37192VP160-66AC					
		CY37192VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	Commercia		
		CY37192VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial		






100-Lead Lead (Pb)-Free Thin Plastic Quad Flat Pack (TQFP) A100








100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100








292-Ball Plastic Ball Grid Array PBGA (27 x 27 x 2.33 mm) BG292








388-Ball Plastic Ball Grid Array PBGA (35 x 35 x 2.33 mm) BG388







400-Ball FBGA (21 x 21 x 1.4 mm) BB400



ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp* Professional, *Warp* Enterprise, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.





Addendum

3.3V Operating Range

(CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC)

Range	Ambient Temperature ^[2]	Junction Temperature	V _{CC}
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.16V