



Welcome to [E-XFL.COM](https://www.e-xfl.com)


### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

Product Status	Obsolete
Programmable Type	In-System Reprogrammable™ (ISR™) CMOS
Delay Time tpd(1) Max	20 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	-
Number of Macrocells	256
Number of Gates	-
Number of I/O	133
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	160-LQFP
Supplier Device Package	160-TQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy37256vp160-66axc">https://www.e-xfl.com/product-detail/infineon-technologies/cy37256vp160-66axc</a>



**Figure 1. Logic Block with 50% Buried Macrocells**

#### *Low-Power Option*

Each logic block can operate in high-speed mode for critical path performance, or in low-power mode for power conservation. The logic block mode is set by the user on a logic block basis.

#### **Product Term Allocator**

Through the product term allocator, software automatically distributes product terms among the 16 macrocells in the logic block as needed. A total of 80 product terms are available from the local product term array. The product term allocator provides two important capabilities without affecting performance: product term steering and product term sharing.

#### *Product Term Steering*

Product term steering is the process of assigning product terms to macrocells as needed. For example, if one macrocell requires ten product terms while another needs just three, the product term allocator will “steer” ten product terms to one macrocell and three to the other. On Ultra37000 devices, product terms are steered on an individual basis. Any number between 0 and 16 product terms can be steered to any macrocell. Note that 0 product terms is useful in cases where a particular macrocell is unused or used as an input register.

#### *Product Term Sharing*

Product term sharing is the process of using the same product term among multiple macrocells. For example, if more than one output has one or more product terms in its equation that are common to other outputs, those product terms are only programmed once. The Ultra37000 product term allocator allows sharing across groups of four output macrocells in a

variable fashion. The software automatically takes advantage of this capability—the user does not have to intervene.

Note that neither product term sharing nor product term steering have any effect on the speed of the product. All worst-case steering and sharing configurations have been incorporated in the timing specifications for the Ultra37000 devices.

#### **Ultra37000 Macrocell**

Within each logic block there are 16 macrocells. Macrocells can either be I/O Macrocells, which include an I/O Cell which is associated with an I/O pin, or buried Macrocells, which do not connect to an I/O. The combination of I/O Macrocells and buried Macrocells varies from device to device.

#### *Buried Macrocell*


Figure 2 displays the architecture of buried macrocells. The buried macrocell features a register that can be configured as combinatorial, a D flip-flop, a T flip-flop, or a level-triggered latch.

The register can be asynchronously set or asynchronously reset at the logic block level with the separate set and reset product terms. Each of these product terms features programmable polarity. This allows the registers to be set or reset based on an AND expression or an OR expression.

Clocking of the register is very flexible. Four global synchronous clocks and a product term clock are available to clock the register. Furthermore, each clock features programmable polarity so that registers can be triggered on falling as well as rising edges (see the Clocking section). Clock polarity is chosen at the logic block level.

Logic Block Diagrams (continued)

CY37384/CY37384V



**Inductance<sup>[5]</sup>**

Parameter	Description	Test Conditions	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	160-Lead TQFP	208-Lead PQFP	Unit
L	Maximum Pin Inductance	$V_{IN} = 5.0V$ at $f = 1\text{ MHz}$	2	5	2	8	5	8	9	11	nH

**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
$C_{I/O}$	Input/Output Capacitance	$V_{IN} = 5.0V$ at $f = 1\text{ MHz}$ at $T_A = 25^\circ C$	10	pF
$C_{CLK}$	Clock Signal Capacitance	$V_{IN} = 5.0V$ at $f = 1\text{ MHz}$ at $T_A = 25^\circ C$	12	pF
$C_{DP}$	Dual-Function Pins <sup>[9]</sup>	$V_{IN} = 5.0V$ at $f = 1\text{ MHz}$ at $T_A = 25^\circ C$	16	pF

**Endurance Characteristics<sup>[5]</sup>**

Parameter	Description	Test Conditions	Min.	Typ.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions <sup>[2]</sup>	1,000	10,000	Cycles

**3.3V Device Characteristics**
**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^\circ C$  to  $+150^\circ C$

Ambient Temperature with

Power Applied .....  $-55^\circ C$  to  $+125^\circ C$

Supply Voltage to Ground Potential .....  $-0.5V$  to  $+4.6V$

DC Voltage Applied to Outputs

in High-Z State .....  $-0.5V$  to  $+7.0V$

DC Input Voltage .....  $-0.5V$  to  $+7.0V$

DC Program Voltage .....  $3.0$  to  $3.6V$

Current into Outputs .....  $8\text{ mA}$

Static Discharge Voltage .....  $> 2001V$   
(per MIL-STD-883, Method 3015)

Latch-up Current .....  $> 200\text{ mA}$

**Operating Range<sup>[2]</sup>**

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	$V_{CC}$ <sup>[10]</sup>
Commercial	$0^\circ C$ to $+70^\circ C$	$0^\circ C$ to $+90^\circ C$	$3.3V \pm 0.3V$
Industrial	$-40^\circ C$ to $+85^\circ C$	$-40^\circ C$ to $+105^\circ C$	$3.3V \pm 0.3V$
Military <sup>[3]</sup>	$-55^\circ C$ to $+125^\circ C$	$-55^\circ C$ to $+130^\circ C$	$3.3V \pm 0.3V$

**3.3V Device Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $I_{OH} = -4\text{ mA (Com'I)}^{[4]}$ $I_{OH} = -3\text{ mA (Mil)}^{[4]}$	2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ $I_{OL} = 8\text{ mA (Com'I)}^{[4]}$ $I_{OL} = 6\text{ mA (Mil)}^{[4]}$		0.5	V
$V_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs <sup>[7]</sup>	2.0	5.5	V
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs <sup>[7]</sup>	-0.5	0.8	V
$I_{IX}$	Input Load Current	$V_I = \text{GND OR } V_{CC}$ , Bus-Hold Disabled	-10	10	$\mu A$
$I_{OZ}$	Output Leakage Current	$V_O = \text{GND or } V_{CC}$ , Output Disabled, Bus-Hold Disabled	-50	50	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>[5, 8]</sup>	$V_{CC} = \text{Max.}$ , $V_{OUT} = 0.5V$	-30	-160	mA
$I_{BHL}$	Input Bus-Hold LOW Sustaining Current	$V_{CC} = \text{Min.}$ , $V_{IL} = 0.8V$	+75		$\mu A$
$I_{BHH}$	Input Bus-Hold HIGH Sustaining Current	$V_{CC} = \text{Min.}$ , $V_{IH} = 2.0V$	-75		$\mu A$
$I_{BHLO}$	Input Bus-Hold LOW Overdrive Current	$V_{CC} = \text{Max.}$		+500	$\mu A$
$I_{BHHO}$	Input Bus-Hold HIGH Overdrive Current	$V_{CC} = \text{Max.}$		-500	$\mu A$

**Notes:**

9. Dual pins are I/O with JTAG pins.

10. For CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC; Operating Range:  $V_{CC}$  is  $3.3V \pm 0.16V$ .

**Inductance<sup>[5]</sup>**





Parameter	Description	Test Conditions	44-Lead TQFP	44-Lead PLCC	44-Lead CLCC	84-Lead PLCC	84-Lead CLCC	100-Lead TQFP	160-Lead TQFP	208-Lead PQFP	Unit
L	Maximum Pin Inductance	$V_{IN} = 3.3V$ at $f = 1\text{ MHz}$	2	5	2	8	5	8	9	11	nH




**Capacitance<sup>[5]</sup>**





Parameter	Description	Test Conditions	Max.	Unit
$C_{I/O}$	Input/Output Capacitance	$V_{IN} = 3.3V$ at $f = 1\text{ MHz}$ at $T_A = 25^\circ C$	8	pF
$C_{CLK}$	Clock Signal Capacitance	$V_{IN} = 3.3V$ at $f = 1\text{ MHz}$ at $T_A = 25^\circ C$	12	pF
$C_{DP}$	Dual Functional Pins <sup>[9]</sup>	$V_{IN} = 3.3V$ at $f = 1\text{ MHz}$ at $T_A = 25^\circ C$	16	pF

**Endurance Characteristics<sup>[5]</sup>**

Parameter	Description	Test Conditions	Min.	Typ.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions <sup>[2]</sup>	1,000	10,000	Cycles


**AC Characteristics**
**5.0V AC Test Loads and Waveforms**

**3.3V AC Test Loads and Waveforms**


**Switching Waveforms (continued)**
**Registered Input**

**Clock to Clock**

**Latched Input**


**Switching Waveforms (continued)**
**Latched Input and Output**

**Asynchronous Reset**

**Asynchronous Preset**

**Output Enable/Disable**



## Power Consumption

### Typical 5.0V Power Consumption CY37032




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
V<sub>CC</sub> = 5.0V, T<sub>A</sub> = Room Temperature

### CY37064




The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
V<sub>CC</sub> = 5.0V, T<sub>A</sub> = Room Temperature



**Typical 5.0V Power Consumption (continued)**  
**CY37128**



The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
 $V_{CC} = 5.0V$ ,  $T_A = \text{Room Temperature}$

**CY37192**


The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.  
 $V_{CC} = 5.0V$ ,  $T_A = \text{Room Temperature}$


44-pin TQFP (A44)

Top View



44-pin PLCC (J67) / CLCC (Y67)

Top View




**Pin Configurations<sup>[20]</sup> (continued)**
**100-ball Fine-Pitch BGA (BB100) for CY37064V**
**Top View**

	1	2	3	4	5	6	7	8	9	10
A	NC	NC	I/O <sub>7</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	I/O <sub>62</sub>	I/O <sub>60</sub>	I/O <sub>58</sub>	I/O <sub>57</sub>	I/O <sub>56</sub>
B	I/O <sub>9</sub>	I/O <sub>8</sub>	I/O <sub>6</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>63</sub>	V <sub>CC</sub>	I/O <sub>59</sub>	I/O <sub>55</sub>	NC
C	I/O <sub>10</sub>	TCK	V <sub>CC</sub>	I/O <sub>3</sub>	NC	NC	I/O <sub>61</sub>	V <sub>CC</sub>	TDI	I/O <sub>54</sub>
D	I/O <sub>11</sub>	NC	I/O <sub>12</sub>	I/O <sub>13</sub>	I/O <sub>0</sub>	NC	I/O <sub>51</sub>	I/O <sub>52</sub>	CLK <sub>3</sub> / I <sub>4</sub>	I/O <sub>53</sub>
E	I/O <sub>14</sub>	CLK <sub>0</sub> / I <sub>0</sub>	I/O <sub>15</sub>	NC	GND	GND	I/O <sub>48</sub>	I/O <sub>49</sub>	CLK <sub>2</sub> / I <sub>3</sub>	I/O <sub>50</sub>
F	I/O <sub>17</sub>	NC	NC	I/O <sub>16</sub>	GND	GND	NC	NC	I <sub>2</sub>	I/O <sub>47</sub>
G	I/O <sub>22</sub>	CLK <sub>1</sub> / I <sub>1</sub>	I/O <sub>21</sub>	I/O <sub>19</sub>	I/O <sub>18</sub>	I/O <sub>46</sub>	I/O <sub>45</sub>	I/O <sub>44</sub>	NC	I/O <sub>43</sub>
H	I/O <sub>23</sub>	TMS	V <sub>CC</sub>	I/O <sub>20</sub>	NC	I/O <sub>32</sub>	I/O <sub>42</sub>	V <sub>CC</sub>	TDO	I/O <sub>41</sub>
J	NC	I/O <sub>26</sub>	I/O <sub>28</sub>	NC	I/O <sub>31</sub>	I/O <sub>33</sub>	I/O <sub>35</sub>	I/O <sub>37</sub>	I/O <sub>39</sub>	I/O <sub>40</sub>
K	I/O <sub>24</sub>	I/O <sub>25</sub>	I/O <sub>27</sub>	I/O <sub>29</sub>	I/O <sub>30</sub>	I/O <sub>34</sub>	I/O <sub>36</sub>	I/O <sub>38</sub>	NC	NC

**100-ball Fine-Pitch BGA (BB100) for CY37128V**
**Top View**

	1	2	3	4	5	6	7	8	9	10
A	NC	I/O <sub>9</sub>	I/O <sub>8</sub>	I/O <sub>6</sub>	I/O <sub>3</sub>	I/O <sub>76</sub>	I/O <sub>74</sub>	I/O <sub>72</sub>	I/O <sub>71</sub>	I/O <sub>70</sub>
B	I/O <sub>11</sub>	I/O <sub>10</sub>	I/O <sub>7</sub>	I/O <sub>5</sub>	I/O <sub>2</sub>	I/O <sub>77</sub>	V <sub>CC</sub>	I/O <sub>73</sub>	I/O <sub>68</sub>	I/O <sub>69</sub>
C	I/O <sub>12</sub>	I/O <sub>13</sub> TCK	V <sub>CC</sub>	I/O <sub>4</sub>	I/O <sub>1</sub>	I/O <sub>78</sub>	I/O <sub>75</sub>	V <sub>CC</sub>	I/O <sub>67</sub> TDI	I/O <sub>66</sub>
D	I/O <sub>14</sub>	NC	I/O <sub>15</sub>	I/O <sub>16</sub>	I/O <sub>0</sub>	I/O <sub>79</sub>	I/O <sub>63</sub>	I/O <sub>64</sub>	CLK <sub>3</sub> / I <sub>4</sub>	I/O <sub>65</sub>
E	I/O <sub>17</sub>	CLK <sub>0</sub> / I <sub>0</sub>	I/O <sub>18</sub>	I/O <sub>19</sub>	GND	GND	I/O <sub>60</sub>	I/O <sub>61</sub>	CLK <sub>2</sub> / I <sub>3</sub>	I/O <sub>62</sub>
F	I/O <sub>22</sub>	JTAG EN	I/O <sub>21</sub>	I/O <sub>20</sub>	GND	GND	I/O <sub>59</sub>	I/O <sub>58</sub>	I <sub>2</sub>	I/O <sub>57</sub>
G	I/O <sub>27</sub>	CLK <sub>1</sub> / I <sub>1</sub>	I/O <sub>26</sub>	I/O <sub>24</sub>	I/O <sub>23</sub>	I/O <sub>56</sub>	I/O <sub>55</sub>	I/O <sub>54</sub>	NC	I/O <sub>53</sub>
H	I/O <sub>28</sub>	I/O <sub>33</sub> TMS	V <sub>CC</sub>	I/O <sub>25</sub>	I/O <sub>39</sub>	I/O <sub>40</sub>	I/O <sub>52</sub>	V <sub>CC</sub>	I/O <sub>47</sub> TDO	I/O <sub>51</sub>
J	I/O <sub>29</sub>	I/O <sub>32</sub>	I/O <sub>35</sub>	V <sub>CC</sub>	I/O <sub>38</sub>	I/O <sub>41</sub>	I/O <sub>43</sub>	I/O <sub>45</sub>	I/O <sub>48</sub>	I/O <sub>50</sub>
K	I/O <sub>30</sub>	I/O <sub>31</sub>	I/O <sub>34</sub>	I/O <sub>36</sub>	I/O <sub>37</sub>	I/O <sub>42</sub>	I/O <sub>44</sub>	I/O <sub>46</sub>	I/O <sub>49</sub>	NC

**Ordering Information**

**5.0V Ordering Information**

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
32	200	CY37032P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-200AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37032P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37032P44-200JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
	154	CY37032P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37032P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-154AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37032P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37032P44-154JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
	125	CY37032P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37032P44-125AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37032P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37032P44-125JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37032P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37032P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier	
64	200	CY37064P44-200AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-200AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37064P44-200JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P44-200JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37064P84-200JC	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-200AC	A100	100-Lead Thin Quad Flat Pack	
		CY37064P100-200AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	

**5.0V Ordering Information** (continued)





Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
64	154	CY37064P44-154AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-154JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P84-154JC	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-154AC	A100	100-Lead Thin Quad Flat Pack	
		CY37064P44-154AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37064P44-154AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37064P44-154JI	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P44-154JXI	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37064P84-154JI	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-154AI	A100	100-Lead Thin Quad Flat Pack	
		5962-9951902QYA	Y67	44-Lead Ceramic Leadless Chip Carrier	Military
	125	CY37064P44-125AC	A44	44-Lead Thin Quad Flat Pack	Commercial
		CY37064P44-125AXC	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37064P44-125JC	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P44-125JXC	J67	44-Lead Lead Free Plastic Leaded Chip Carrier	
		CY37064P84-125JC	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-125AC	A100	100-Lead Thin Quad Flat Pack	
		CY37064P100-125AXC	A100	100-Lead Lead Free Thin Quad Flat Pack	
		CY37064P44-125AI	A44	44-Lead Thin Quad Flat Pack	Industrial
		CY37064P44-125AXI	A44	44-Lead Lead Free Thin Quad Flat Pack	
		CY37064P44-125JI	J67	44-Lead Plastic Leaded Chip Carrier	
		CY37064P84-125JI	J83	84-Lead Plastic Leaded Chip Carrier	
		CY37064P100-125AI	A100	100-Lead Thin Quad Flat Pack	
		CY37064P100-125AXI	A100	100-Lead Lead Free Thin Quad Flat Pack	
		5962-9951901QYA	Y67	44-Lead Ceramic Leadless Chip Carrier	Military

**3.3V Ordering Information** (continued)

Macrocells	Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
256	100	CY37256VP160-100AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256VP160-100AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37256VP208-100NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256VP256-100BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37256VP256-100BBC	BB256	256-Ball Fine-Pitch Ball Grid Array	
		CY37256VP160-100AI	A160	160-Lead Thin Quad Flat Pack	
		CY37256VP160-100AXI	A160	160-Lead Lead Free Thin Quad Flat Pack	
	66	CY37256VP160-66AC	A160	160-Lead Thin Quad Flat Pack	Commercial
		CY37256VP160-66AXC	A160	160-Lead Lead Free Thin Quad Flat Pack	
		CY37256VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	
		CY37256VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37256VP256-66BBC	BB256	256-Ball Fine-Pitch Ball Grid Array	
		CY37256VP160-66AI	A160	160-Lead Thin Quad Flat Pack	Industrial
		CY37256VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array	
		CY37256VP256-66BBI	BB256	256-Ball Fine-Pitch Ball Grid Array	
		5962-9952401QZC	U162	160-Lead Ceramic Quad Flat Pack	Military
384	83	CY37384VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37384VP256-83BGC	BG292	292-Ball Plastic Ball Grid Array	
	66	CY37384VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37384VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37384VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37384VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array	
512	83	CY37512VP208-83NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512VP256-83BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512VP352-83BGC	BG388	388-Ball Plastic Ball Grid Array	
		CY37512VP400-83BBC	BB400	400-Ball Fine-Pitch Ball Grid Array	
	66	CY37512VP208-66NC	N208	208-Lead Plastic Quad Flat Pack	Commercial
		CY37512VP256-66BGC	BG292	292-Ball Plastic Ball Grid Array	
		CY37512VP352-66BGC	BG388	388-Ball Plastic Ball Grid Array	
		CY37512VP400-66BBC	BB400	400-Ball Fine-Pitch Ball Grid Array	
		CY37512VP208-66NI	N208	208-Lead Plastic Quad Flat Pack	Industrial
		CY37512VP256-66BGI	BG292	292-Ball Plastic Ball Grid Array	
		CY37512VP352-66BGI	BG388	388-Ball Plastic Ball Grid Array	
		CY37512VP400-66BBI	BB400	400-Ball Fine-Pitch Ball Grid Array	
		5962-9952601QZC	U208	208-Lead Ceramic Quad Flat Pack	Military

Package Diagrams (continued)


44-Lead Ceramic Leaded Chip Carrier Y67




## Package Diagrams (continued)

### 48-Ball (7.0 mm x 7.0 mm x 1.2 mm, 0.80 pitch) Thin BGA BA48D

TOP VIEW





BOTTOM VIEW



51-85109-°C

### 84-Lead Lead (Pb)-Free Plastic Leaded Chip Carrier J83

DIMENSIONS IN INCHES MIN. MAX.





51-85006-°A



## Package Diagrams (continued)


### 160-Lead Ceramic Quad Flatpack (Cavity Up) U162



51-80106-\*A

## Package Diagrams (continued)


### 208-Lead Ceramic Quad Flatpack (Cavity Up) U208




DIMENSIONS IN MM (INCH)

REFERENCE JEDEC: N/A


PKG. WEIGHT: 6-7gms



DETAIL A



51-80105-B

**Package Diagrams (continued)**
**400-Ball FBGA (21 x 21 x 1.4 mm) BB400**


ViewDraw and SpeedWave are trademarks of ViewLogic. Windows is a registered trademark of Microsoft Corporation. *Warp* is a registered trademark, and In-System Reprogrammable, ISR, *Warp* Professional, *Warp* Enterprise, and Ultra37000 are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

**Addendum****3.3V Operating Range****(CY37064VP100-143AC, CY37064VP100-143BBC, CY37064VP44-143AC, CY37064VP48-143BAC)**

Range	Ambient Temperature <sup>[2]</sup>	Junction Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	0°C to +90°C	3.3V ± 0.16V

**Document History Page**

Document Title: Ultra37000 CPLD Family 5V, 3.3V, ISR™ High-Performance CPLDs Document Number: 38-03007				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106272	04/18/01	SZV	Change from Spec number: 38-00475 to 38-03007
*A	124942	03/21/03	OOR	Updated 3.3V V <sub>CC</sub> requirements for –144 speeds Added an Addendum
*B	126262	05/09/03	TEH	Changed pinout for CY37128V BB100 package
*C	128125	07/16/03	HOM	Obsoleted following 3.3V PLCC packaged devices: CY37032VP44-143JC CY37032VP44-100JC CY37032VP44-100JI CY37064VP44-143JC CY37064VP84-143JC CY37064VP44-100JC CY37064VP84-100JC CY37064VP44-100JI CY37064VP84-100JI CY37128VP84-125JC CY37128VP84-83JC CY37128VP84-83JI
*D	282709	See ECN	YDT	Changed package diagrams and labels for consistency Added Lead (Pb)-free logo on first page, as well as a note in Features Added Lead (Pb)-free package diagram labels Added Lead-free Parts to Ordering Information CY37032P44-200AXC, CY37032P44-200JXC, CY37032P44-154AXI, CY37032P44-154JXI, CY37032P44-125AXC, CY37032P44-125JXC, CY37064P44-200AXC, CY37064P44-200JXC, CY37064P100-200AXC, CY37064P44-154AXI, CY37064P44-154JXI, CY37064P44-125AXC, CY37064P44-125JXC, CY37064P100-125AXC, CY37064P44-125AXI, CY37064P100-125AXI, CY37128P84-167JXC, CY37128P100-167AXC, CY37128P160-167AXC, CY37128P84-125JXC, CY37128P100-125AXC, CY37128P160-125AXC, CY37128P84-125JXI, CY37128P100-125AXI, CY37128P160-125AXI, CY37128P84-100JXC, CY37128P100-100AXC, CY37128P160-100AXC, CY37128P100-100AXI, CY37192P160-154AXC, CY37192P160-125AXC, CY37192P160-125AXI, CY37192P160-83AXC, CY37192P160-83AXI, CY37256P160-154AXC, CY37256P160-125AXC, CY37256P160-125AXI, CY37256P160-83AXC, CY37256P160-83AXI, CY37032VP44-143AXC, CY37032VP44-100AXC, CY37032VP44-100AXI, CY37032VP44-100JXI, CY37064VP44-143AXC, CY37064VP100-143AXC, CY37064VP44-100AXC, CY37064VP100-100AXC, CY37064VP44-100AXI, CY37064VP100-100AXI, CY37128VP100-125AXC, CY37128VP160-125AXC, CY37128VP160-125AXI, CY37128VP100-83AXC, CY37128VP160-83AXC, CY37128VP100-83AXI, CY37128VP160-83AXI, CY37192VP160-100AXC, CY37192VP160-66AXC, CY37256VP160-100AXC, CY37256VP160-100AXI, CY37256VP160-66AXC
*E	321635	See ECN	PCX	Added Package Diagram BG292 Updated all PBGA package type information (BG292 & BG388)