

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A5 + Cortex®-M4
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	400MHz, 133MHz
Co-Processors/DSP	Multimedia; NEON™ MPE
RAM Controllers	LPDDR2, DDR3, DRAM
Graphics Acceleration	Yes
Display & Interface Controllers	DCU, GPU, LCD, VideoADC, VIU
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 OTG + PHY (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	ARM TZ, Hashing, RNG, RTC, RTIC, Secure JTAG, SNVS, TZ ASC, TZ WDOG
Package / Case	364-LFBGA
Supplier Device Package	364-LFBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/svf522r2k2cmk4">https://www.e-xfl.com/product-detail/nxp-semiconductors/svf522r2k2cmk4</a>

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web.

1. To determine the orderable part numbers for this device, go to [www.freescale.com](http://www.freescale.com) and search the required part number. The part numbering format is described in the section that follows.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Part Number Format

The figure below represents the format of part number of this device.




Figure 1. Part Number Format

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"> <li>P = engineering samples</li> <li>S = automotive qualified</li> </ul>
B	Brand	<ul style="list-style-type: none"> <li>V = Vybrid</li> </ul>
S	Series	<ul style="list-style-type: none"> <li>F = current</li> </ul>
F	Family	<ul style="list-style-type: none"> <li>3 = Standard</li> <li>5 = Advanced</li> </ul>
C	Core	<ul style="list-style-type: none"> <li>1 = Cortex A5</li> <li>2 = Cortex A5 + M4</li> <li>3 = M4 Primary</li> </ul>
G	Graphics	<ul style="list-style-type: none"> <li>1 = No Open VG</li> <li>2 = OpenVG</li> </ul>
V	Version	<ul style="list-style-type: none"> <li>R = Auto</li> </ul>

Table continues on the next page...

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

### 3.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 3.2.1 Example


This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/ pulldown current	10	130	$\mu A$

### 3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

**Table 3. LPREG electrical characteristics  
(continued)**

Parameters	Min	Typ	Max	Unit	Comments
PSRR with 4.7uF output cap					
@ DC @ noload			-40	dB	
@ DC @ full load			-35		
Worst case @ any frequency			-12		

### 6.2.1.3 ULPREG electrical characteristics

**Table 4. ULPREG electrical characteristics**

Parameters	Min	Typ	Max	Unit	Comments
Power supply	3.0	3.3	3.6	V	
Current Consumption	1.88	2.3	2.86	µA	@ no load
	-	610	670	µA	@ full load
Output current capacity			20	mA	DC load current
Output voltage @ no load			1.175	V	
Output voltage @ full load	1.125			V	
PSRR with 500 pF output cap	-20			dB	Worst case at any frequency across corners
@ DC @ noload			-50	dB	
			-37		
			-42		
			-37		
			-15		
Worst case @ any frequency @ any load					

### 6.2.1.4 WBREG electrical characteristics

**Table 5. WBREG electrical characteristics**

Parameters	Min	Typ	Max	Unit	Comments
Power supply	3	3.3	3.6	V	-
Current Consumption	-	2	5	µA	@ no load
	-	2	5	µA	@ full load
Output current capacity	-	1	2	mA	DC load current
Output voltage @ no load		1.4	1.425	V	
Output voltage @ full load	1.375	1.398		V	
Output voltage programmability	1.4	1.4	1.7	V	16 steps of 25 mV each

### 6.2.3.3 LDO\_3P0

**Table 14. LDO\_3P0 parameters**

Specification	Min	Typ	Max	Unit	Comments
Input OTG VBUS Supply	4.4		5.25	V	
Input HOST VBUS Supply	4.4		5.25	V	
VDD3P0_OUT	2.9	3.0	3.1	V	Regulator output at default setting
I_out	-		50	mA	500 mV drop-out voltage
Regulator output programming range	2.625		3.4	V	Programmable in 25mV steps
[P:][C:] Brownout Voltage	2.75	2.85		V	
Brownout offset step	0	-	175	mV	Programmable in 25mV steps
Minimum external decoupling capacitor	1	-	-	μF	low ESR

#### NOTE

These values are with Anadig\_REG\_3P0[ENABLE\_ILIMIT]=0 and Anadig\_REG\_3P0[ENABLE\_LINREG]= 1. It is required to set these values before using USB.

### 6.2.4 Power consumption operating behaviors

**Table 15. Power consumption operating behaviors**

Symbol	Description	Typ. <sup>1</sup>	Max. <sup>2</sup>	Unit	Notes
I <sub>DD_RUN</sub>	Run mode current — All functionalities of the chip available	400	850	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.3 V ± 10%	80	500	mA	<sup>3</sup>
I <sub>DD_LPRUN</sub>	Low-power run mode current at 3.3 V ± 10%, 24MHz operation, PLL Bypass.	13	325	mA	<sup>4</sup>
I <sub>DD_ULPRUN</sub>	Ultra-low-power run mode current at 3.3 V ± 10%	12	395	mA	<sup>5</sup>
I <sub>DD_STOP</sub>	Stop mode current at 3.3 V ± 10%	7	300	mA	<sup>6</sup>
I <sub>DD_LPS3</sub>	Low-power stop3 mode current at 3.3 V ± 10%	300	1300	uA	<sup>7</sup>
I <sub>DD_LPS2</sub>	Low-power stop 2 mode current at 3.3 V ± 10%	50	875	uA	<sup>8</sup>
I <sub>DD_VBAT</sub>	Battery backup mode	5	45	uA	<sup>9</sup>

1. The Typ numbers represent the average value taken from a matrix lot of parts across normal process variation at ambient temperature.

## 8.4 Recommended operating conditions

**Table 30. Recommended operating conditions**

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
USB0_VBUS	VBUS supply for USB w.r.t USB0_GND		4.4	5	5.25	V
USB1_VBUS	VBUS supply for USB w.r.t USB1_GND		4.4	5	5.25	V
USB_DCAP	USB LDO 5V->3 V Output	External DCAP (10uF termination for USBREG)		3		V
VBAT	Battery supply in case of LDOIN fails	External CAP 0.1uF	2.4	3.3	3.6	V
VDD33_LDOIN	LDO input supply		3	3.3	3.6	V
DECAP_V11_LDO_OU_T	LDO 3.3V -> 1.1V Output	Recommended External DCAP: 1uF(Min) 10uF (Max)		1.1		V
DECAP_V25_LDO_OU_T	LDO 3.3V -> 2.5 Output for PLL, DDR pre-driver, EFUSE	Recommended External DCAP: 1uF(Min) 10uF (Max)		2.5		V
VDD33	GPIO 3.3V IO supply	External CAP (10uF)	3	3.3	3.6	V
VDDREG	Device PMU regulator and External ballast supply	External CAP (10uF)	3	3.3	3.6	V
VDDA33_ADC	3.3V supply for ADC, DAC and IO segment	External CAP (10uF)	3	3.3	3.6	V
VREFH_ADC	High reference voltage for ADC and DAC	Relation with VDDA33_ADC (1uF)	2.5	3.3	VDDA33_ADC	V
VREFL_ADC	Low reference voltage for ADC and DAC	External CAP (10uF)		0		V
VDDA33_AFE	3.3V supply of AFE (Video ADC)	External CAP 10uF	3	3.3	3.6	V
VDD12_AFE	1.2V supply for AFE (Video ADC)		1.16	1.23	1.26	V
FA_VDD	For testing purpose only should be shorted to VDD on board.		1.16	1.23	1.26	V
VDD <sup>1</sup>	1.2V core supply	4.7uF with a low ESR value (100 milliohms)	1.16	1.23	1.26	V
USB0_GND	Ground supply for USB			0		V
USB1_GND	Ground supply for USB			0		V
VSS_KEL0	USB LDO ground output			0		V
VSS	VSS ground			0		V
VSSA33_ADC	Ground supply for ADC, DAC and IO segment			0		V

Table continues on the next page...


**Table 32. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ) (continued)**

Characteristic	Conditions	Symb	Min	Typ	Max	Unit	Comment
	ADLSMP=0 ADSTS=10			0.8			
	ADLSMP=0 ADSTS=11			0.85			
	ADLSMP=1 ADSTS=00			0.95			
	ADLSMP=1 ADSTS=01			1.05			
	ADLSMP=1 ADSTS=10			1.15			
	ADLSMP=1, ADSTS=11			1.25			
Total Unadjusted Error	12 bit mode	TUE	-2	-	+5	LSB	With Max Averaging
	10 bit mode		-0.5	-	+2		
	8 bit mode		-0.25	-	+1.5		
Differential Non-Linearity	12 bit mode	DNL	-	$\pm 0.6$	$\pm 1.5$	LSB <sup>1</sup>	Waiting for histogram method confirmation
	10bit mode		-	$\pm 0.5$	$\pm 1$		
	8 bit mode		-	$\pm 0.25$	$\pm 0.5$		
Integral Non-Linearity	12 bit mode	INL	-	$\pm 2$	$\pm 4$	LSB <sup>1</sup>	Waiting for histogram method confirmation
	10bit mode		-	$\pm 1$	$\pm 2$		
	8 bit mode		-	$\pm 0.5$	$\pm 1$		
Zero-Scale Error	12 bit mode	E <sub>ZS</sub>	-	$\pm 1.0$	$\pm 1.6$	LSB <sup>1</sup>	VADIN = $V_{REFL}$ With Max Averaging
	10bit mode		-	$\pm 0.4$	$\pm 0.8$		
	8 bit mode		-	$\pm 0.1$	$\pm 0.4$		
Full-Scale Error	12 bit mode	E <sub>FS</sub>	-	$\pm 2$	$\pm 3.5$	LSB <sup>1</sup>	VADIN = $V_{REFH}$ With Max Averaging
	10bit mode		-	$\pm 0.5$	$\pm 1$		
	8 bit mode		-	$\pm 0.25$	$\pm 0.75$		
Quantization Error	12 bit mode	E <sub>Q</sub>	-	$\pm 1$ to 0		LSB <sup>1</sup>	
	10bit mode		-	$\pm 0.5$			
	8 bit mode		-	$\pm 0.5$			
Effective Number of Bits	12 bit mode	ENOB	10.1	10.7	-	Bits	Fin = 100Hz
Signal to Noise plus Distortion	See ENOB	SINAD	SINAD = 6.02 x ENOB + 1.76			dB	
Input Leakage Error	all modes	EIL	$I_{in} \times RAS$			mV	$I_{in} = 400$ nA leakage current
Temp Sensor Slope	Across the full temperature range of the device	m	--	1.84	--	mV/°C	
Temp Sensor Voltage	25°C	V <sub>TEMP25</sub>	-	696	-	mV	


1. 1 LSB =  $(V_{REFH} - V_{REFL})/2N$

**NOTE**

The ADC electrical spec would be met with the calibration enabled configuration.




**Figure 6. Minimum Sample Time Vs Ras (Cas = 2pF)**




**Figure 7. Minimum Sample Time Vs Ras (Cas = 5pF)**

### DAC12 DNL vs Digital Code



**Figure 10. DNL error vs. digital code**



**Figure 21. MII receive signal timing diagram**

**Table 41. Receive signal timing for MII interfaces**

Characteristic		MII Mode			Unit
		Min	Typ	Max	
RX_CLK clock period (100/10 MBPS)	t <sub>CYC</sub>		40/400		ns
RX_CLK duty cycle, t <sub>PWH</sub> /t <sub>CYC</sub>		45	50	55	%
Input setup time before RX_CLK	t <sub>S</sub>	5			ns
Input setup time after RX_CLK	t <sub>H</sub>	5			ns

### 9.3.3 Receive and Transmit signal timing specifications for MII interfaces

This section provides timing specs that meet the requirements for MII interfaces for a range of transceiver devices.




Figure 39. FlexBus read timing





Figure 40. FlexBus write timing

### 9.5.4.3 DDR3 Write cycle



**Figure 43. DDR3 Write cycle**

**Table 56. DDR3 Write cycle**

ID	Parameter	Symbol	CK = 400 MHz		Unit
			Min	Max	
DDR17	DQ and DQM setup time to DQS (differential strobe)	tDS	240	—	ps
DDR18	DQ and DQM hold time to DQS (differential strobe)	tDH	215	—	ps
DDR21	DQS latching rising transitions to associated clock edges	tDQSS	-0.25	+0.25	tCK
DDR22	DQS high level width	tDQSH	0.45	0.55	tCK
DDR22	DQS low level width	tDQLS	0.45	0.55	tCK

#### NOTE

To receive the reported setup and hold values, write calibration should be performed in order to locate the DQS in the middle of DQ window.

#### NOTE

All measurements are in reference to Vref level.

#### NOTE

Measurements were done using balanced load and 25 ohms resistor from outputs to VDD\_REF.

## 9.6 Communication interfaces

### 9.6.1 MediaLB (MLB) DC Characteristics

The section lists the MediaLB 3-pin interface electrical characteristics.


**Table 60. MediaLB 3-Pin Interface Electrical DC Specifications**

Parameter	Symbol	Test Conditions	Min	Max	Unit
Maximum input voltage	—	—	—	3.6	V
Low level input threshold	$V_{IL}$	—	—	0.7	V
High level input threshold	$V_{IH}$	See Note <sup>1</sup>	1.8	—	V
Low level output threshold	$V_{OL}$	$I_{OL} = -6 \text{ mA}$	—	0.4	V
High level output threshold	$V_{OH}$	$I_{OH} = -6 \text{ mA}$	2.0	—	V
Input leakage current	$I_L$	$0 < V_{in} < V_{DD}$	—	$\pm 10$	$\mu\text{A}$


1. Higher  $V_{IH}$  thresholds can be used; however, the risks associated with less noise margin in the system must be evaluated and assumed by the customer.

### 9.6.2 MediaLB (MLB) Controller AC Timing Electrical Specifications

This section describes the timing electrical information of the MediaLB module.



**Figure 49. DSPI classic SPI timing master, CPHA=1**



**Figure 50. DSPI classic SPI timing slave, CPHA=0**

**Table 67. 24MHz external oscillator electrical characteristics (continued)**

Symbol	Parameter	Condition	Value			Unit
			Min	Typ	Max	
C <sub>IN</sub>	Input Capacitance	EXTAL and XTAL pins	—	9	—	pF
VIH	XTAL pin input high voltage	—	0.8 x Vdd <sup>1</sup>	—	Vdd +0.3	V
VIL	XTAL pin input low voltage	—	Vss -0.3	—	0.2 x Vdd	V

1. V<sub>DD</sub> = 1.1 V ± 10%, TA = -40 to +85 °C, unless otherwise specified.

## 9.7.2 32 KHz Oscillator Specifications

This block implements an amplifier that when combined with a suitable quartz crystal and external load capacitors implements a low power oscillator. It also implements a power mux such that it can be powered from either a ~3 V backup battery or VDDIO such as the oscillator consumes power from VDDIO when that supply is available and transitions to the back up battery when VDDIO is lost.

In addition, if the clock monitor determines that the OSC32K is not present, then the source of the 32 K will automatically switch to the 128kHz internal RC clock divided by 4.

The OSC32k runs from vdd\_rtc supply, generated inside OSC32k itself from VDDIO/VBAT. The target battery is a ~3 V coin cell. Proper choice of coin cell type is necessary for chosen VDDIO range. Appropriate series resistor (Rs) must be used when connecting the coin cell. Rs depends on the charge current limit that depends on the chosen coin cell.

For example:

- Average Discharge Voltage is 2.5 V
- Maximum Charge Current is 0.6 mA


For a charge voltage of 3.2 V,  $Rs = (3.2-2.5)/0.6 \text{ m} = 1.17 \text{ k}$

**Table 68. OSC32K Main Characteristics**

	Notes	Min	Typ	Max
Fosc	This frequency is nominal and determined mainly by the crystal selected. 32.0 K would work as well.		32.768 KHz	
Current consumption	The 4 µA is the consumption of the oscillator alone (OSC32k). Total supply consumption will depend on what the digital portion of the RTC consumes. The ring oscillator consumes 1 µA when ring oscillator is inactive, 20 µA when the ring		4 µA	

*Table continues on the next page...*

364 MAP BGA	176 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
C17	148	PTA23		PTA23	TRACED7				SAI2_RX_SYNC	I2C2_SDA	DCU1_DE/ DCU1_TCON3	
R16	—	PTA24		PTA24	TRACED8	USB1_VBUS_EN			SDHC1_CLK	DCU1_TCON4		
R17	—	PTA25		PTA25	TRACED9	USB1_VBUS_OC			SDHC1_CMD	DCU1_TCON5		
R19	—	PTA26		PTA26	TRACED10	SAI3_TX_BCLK			SDHC1_DAT0	DCU1_TCON6		
R20	—	PTA27		PTA27	TRACED11	SAI3_RX_BCLK			SDHC1_DAT1	DCU1_TCON7		
P20	—	PTA28		PTA28	TRACED12	SAI3_RX_DATA	ENET1_1588_TMR0	SCI4_TX	SDHC1_DAT2	DCU1_TCON8		
P18	—	PTA29		PTA29	TRACED13	SAI3_TX_DATA	ENET1_1588_TMR1	SCI4_RX	SDHC1_DAT3	DCU1_TCON9		
P17	—	PTA30		PTA30	TRACED14	SAI3_RX_SYNC	ENET1_1588_TMR2	SCI4_RTS	I2C3_SCL		SCI3_TX	
P16	—	PTA31		PTA31	TRACED15	SAI3_TX_SYNC	ENET1_1588_TMR3	SCI4_CTS	I2C3_SDA		SCI3_RX	
T6	49	PTB0		PTB0	FTM0_CH0	ADC0_SE2	TRACECTL	LCD34	SAI2_RX_BCLK	VIU_DATA18	QSPI1_A_CS0	
T7	50	PTB1	RCON30	PTB1	FTM0_CH1	ADC0_SE3	RCON30	LCD35	SAI2_RX_DATA	VIU_DATA19	QSPI1_A_DATA3	
V7	51	PTB2	RCON31	PTB2	FTM0_CH2	ADC1_SE2	RCON31	LCD36	SAI2_RX_SYNC	VIU_DATA20	QSPI1_A_DATA2	
W7	53	PTB3		PTB3	FTM0_CH3	ADC1_SE3	EXTRIG	LCD37		VIU_DATA21	QSPI1_A_DATA1	
Y7	54	PTB4		PTB4	FTM0_CH4	SCI1_TX	ADC0_SE4	LCD38	VIU_FID	VIU_DATA22	QSPI1_A_DATA0	
Y8	55	PTB5		PTB5	FTM0_CH5	SCI1_RX	ADC1_SE4	LCD39	VIU_DE	VIU_DATA23	QSPI1_A_DQS	
W8	56	PTB6		PTB6	FTM0_CH6	SCI1_RTS	QSPI0_A_CS1	LCD40	FB_CLKOUT	VIU_HSYNC	SCI2_TX	
D13	166	PTB7		PTB7	FTM0_CH7	SCI1_CTS	QSPI0_B_CS1	LCD41		VIU_VSYNC	SCI2_RX	
J16	121	PTB8		PTB8	FTM1CH0		FTM1_QD_PHA		VIU_DE		DCU1_R6	
J19	123	PTB9		PTB9	FTM1CH1		FTM1_QD_PHB				DCU1_R7	
B15	159	PTB10		PTB10	SCI0_TX			DCU0_TCON4	VIU_DE	CK01	ENET_TS_CLKIN	
D14	164	PTB11		PTB11	SCI0_RX			DCU0_TCON5	SNVS_ALARM_OUT_B	CK02	ENET0_1588_TMR0	
E13	165	PTB12	NMI	PTB12	SCI0_RTS		SPI0_PCS5	DCU0_TCON6	FB_AD1	NMI	ENET0_1588_TMR1	
D15	156	PTB13		PTB13	SCI0_CTS		SPI0_PCS4	DCU0_TCON7	FB_AD0	TRACECTL		



**Figure 59. 176 LQFP Pinout Diagram**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20		
A	VSS	DDR <sub>_</sub> CLK[0]	DDR <sub>_</sub> ZQ	DDR <sub>_</sub> RAS <sub>_</sub> b	DDR <sub>_</sub> CKE[0]	DDR <sub>_</sub> A[4]	DDR <sub>_</sub> A[7]	DDR <sub>_</sub> A[2]	DDR <sub>_</sub> A[6]	DDR <sub>_</sub> A[13]	DDR <sub>_</sub> A[8]	PTE20	PTB20	PTB15	PTB17	PTB28	PTB26	PTB24	PTB23	VSS	A	
B	DDR <sub>_</sub> ODT[1]	DDR <sub>_</sub> CLK <sub>_</sub> b[0]	VSS	DDR <sub>_</sub> CAS <sub>_</sub> b	VSS	DDR <sub>_</sub> A[5]	DDR <sub>_</sub> A[3]	VSS	DDR <sub>_</sub> A[9]	DDR <sub>_</sub> A[15]	VSS	PTB18	VSS	PTB14	PTB10	VSS	PTB25	PTA20	VSS	PTE27	B	
C	DDR <sub>_</sub> D[13]	VSS	DDR <sub>_</sub> D[6]	DDR <sub>_</sub> ODT[0]	DDR <sub>_</sub> CS <sub>_</sub> b[0]	DDR <sub>_</sub> WE <sub>_</sub> b	DDR <sub>_</sub> A[0]	DDR <sub>_</sub> BA[0]	DDR <sub>_</sub> BA[1]	DDR <sub>_</sub> A[12]	DDR <sub>_</sub> A[1]	VDD33	PTB19	PTB16	VDD33	PTC29	PTA23	VDD33	PTE25	PTE26	C	
D	DDR <sub>_</sub> D[9]	DDR <sub>_</sub> D[15]	DDR <sub>_</sub> DOS[0]	DDR <sub>_</sub> D[2]	SDRAMC <sub>_</sub> VDD1P5	DDR <sub>_</sub> RESET	DDR <sub>_</sub> A[10]	DDR <sub>_</sub> BA[2]	DDR <sub>_</sub> A[14]	DDR <sub>_</sub> A[11]	SDRAMC <sub>_</sub> VDD1P5	PTB22	PTB7	PTB11	PTC26	VSS	PTA21	PTE24	PTE24	PTE26	D	
E	DDR <sub>_</sub> DQS[1]	DDR <sub>_</sub> D[11]	DDR <sub>_</sub> DQS <sub>_</sub> b[0]	SDRAMC <sub>_</sub> VDD1P5	VSS	SDRAMC <sub>_</sub> VDD2P5	SDRAMC <sub>_</sub> VDD1P5	VSS	SDRAMC <sub>_</sub> VDD1P5	SDRAMC <sub>_</sub> VDD2P5	VSS	PTB21	PTB12	VSS	PTC28	PTC27	PTA22	PTD18	VSS	PTE17	E	
F	DDR <sub>_</sub> DQS <sub>_</sub> b[1]	VSS	DDR <sub>_</sub> D[4]	DDR <sub>_</sub> D[0]	SDRAMC <sub>_</sub> VDD1P5												PTD19	PTD20	VDD33	PTD21	PTD22	F
G	DDR <sub>_</sub> D[12]	DDR <sub>_</sub> DQM[1]	DDR <sub>_</sub> D[7]	DDR <sub>_</sub> D[3]	DDR <sub>_</sub> VREF		VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD		PTD26	VSS	PTD25	PTD24	PTD23	G
H	DDR <sub>_</sub> D[10]	DDR <sub>_</sub> D[14]	DDR <sub>_</sub> D[1]	VSS	SDRAMC <sub>_</sub> VDD1P5		VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VDD		PTD27	PTD28	PTD29	VSS	PTD30	H
J	DDR <sub>_</sub> D[8]	VSS	DDR <sub>_</sub> D[5]	DDR <sub>_</sub> DOM[0]	SDRAMC <sub>_</sub> VDD2P5		VDD	VSS	VSS	VSS	VSS	VDD	VSS	VDD		PTB8	PTE23	VSS	PTB9	PTD31	J	
K	JTDO	JTDI	VDD33	JTCLK/ SWCLK	SDRAMC <sub>_</sub> VDD1P5		VSS	VDD	VSS	VSS	VSS	VSS	VDD	VDD		PTE28	VDD33	PTE19	PTE18	PTE17	K	
L	JTMS/ SWDIO	PTC4	PTA12	PTC0	PTC1		VDD	VSS	VSS	VSS	VSS	VDD	VSS	VDD		PTE11	PTE12	PTE15	VSS	PTE16	L	
M	PTC5	VSS	PTC3	VSS	PTC2		VSS	VDD	VSS	VSS	VSS	VSS	VSS	VDD		PTE10	PTE9	VSS	PTE8	PTE7	M	
N	PTC6	PTC7	VDD33	PTC8	PTA6		FA_VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS		PTE0	VDD33	PTE1	PTE2	PTE4	N	
P	PTC13	PTC15	PTC12	PTC11	VDDREG		VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD		PTA31	PTA30	PTA29	VSS	PTA28	P	
R	PTC14	VSS	PTC16	PTC17	VSS12_AFE											PTA24	PTA25	VSS	PTA26	PTA27	R	
T	TEST2	BCTRL	TEST	RESETB/ RESET <sub>_</sub> OUT	VDD12_AFE	PTB0	PTB1	PTC30	USB0_DM	USB0_DP	DECAP <sub>_</sub> V25_LDO_OUT	VDD33_LDOIN	EXT_TAMPER2 <sub>_</sub> EXT_WWD <sub>_</sub> TAMPER_IN	EXT_TAMPER0	PTC9	PTE5	VDD33	PTD13	PTD12	PTD11	T	
U	DACO0	DACO1	VREFL <sub>_</sub> ADC	VADCSE1	VADC <sub>_</sub> AFE <sub>_</sub> BANDGAP	PTA19	VSS	PTB27	USB1_VBUS_DETECT	EXT_TAMPER1 <sub>_</sub> EXT_WWD <sub>_</sub> TAMPER_OUT	VSS_KEL0	EXT_TAMPER1 <sub>_</sub> EXT_WWD <sub>_</sub> TAMPER_IN	EXT_TAMPER3 <sub>_</sub> EXT_WWD <sub>_</sub> TAMPER_OUT	EXT_TAMPER1	PTC10	VDD33	PTD8	PTD9	VSS	PTD10	U	
V	VDDA33_ADC	VSSA33_ADC	VDDA33_AFE	VSSA33_AFE	VADCSE3	PTA18	PTB2	VDD33	USB1_DM	USB0_GND	VSS	DECAP <sub>_</sub> V11_LDO_OUT	VSS	VBAT	PTA7	PTE21	VSS	PTD2	PTD7	PTD6	V	
W	VREFH <sub>_</sub> ADC	ADC0SE9	ADC1SE8	VADCSE2	PTC31	VSS	PTB3	PTB6	USB1_DP	USB1_VBUS	USB0_VBUS	XTAL32	XTAL	LVDS0P	PTE14	PTE6	PTE22	VDD33	PTD4	PTD5	W	
Y	VSS	ADC0SE8	ADC1SE9	VADCSE0	PTA16	PTA17	PTB4	PTB5	USB1_GND	USB0_DCAP	USB0_VBUS_DETECT	EXTAL32	EXTAL	LVDS0N	PTE3	PTE13	PTD0	PTD1	PTD3	VSS	Y	

Figure 60. 364-pin BGA package ballmap

### 12.2.1 GPIO Mapping

Table 78. RGPIo versus Pins

RGPIO	In GPIO module	Corresponding Pin on the chip	IOMUX register name	IOMUX register address
RGPIO[0]	PORT0[0]	PTA6	IOMUXC_PTA6	40048000

Table continues on the next page...

## 15 Revision History

The following table provides a revision history for this document.

**Table 82. Revision History**

Rev. No.	Date	Substantial Changes
Rev1	12/2011	Initial release
Rev2	02/2012	<ul style="list-style-type: none"> <li>Updated feature list</li> <li>Updated VREG electrical specifications</li> <li>Updated LDO_1P1, LDO2P5 tables</li> <li>Updated DDR IO parameters</li> <li>Added DDR memory controller parameters</li> <li>Updated Power sequencing table</li> <li>Added Power supply diagram</li> <li>Updated Recommended operating conditions</li> <li>Replaced DryIce Tamper Electrical Specifications with Voltage and temperature monitor electrical specifications</li> <li>Updated VideoADC electricals. Updated VideoADC supply scheme diagram.</li> <li>Added VideoADC supply_decoupling diagram</li> <li>Added QuadSPI DDR mode electrical specifications</li> <li>Updated Fast internal RC oscillator table</li> <li>Updated Slow internal RC oscillator table</li> <li>Updated Pinouts section</li> </ul>
Rev3	04/2012	<ul style="list-style-type: none"> <li>Updated device name throughout the document</li> <li>Minor editorial updates in the feature list</li> <li>Updated VREG electrical specifications</li> <li>Updated LDO electrical specifications</li> <li>Updated Power consumption operating behaviors table</li> <li>Added USB PHY Current Consumption table</li> <li>Updated GPIO parameters</li> <li>Updated DDR parameters</li> </ul>

*Table continues on the next page...*