

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Understanding Embedded - DSP (Digital Signal Processors)**

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### **Applications of Embedded - DSP (Digital Signal Processors)**

#### **Details**

Product Status	Active
Type	Fixed Point
Interface	DMA, I <sup>2</sup> C, PPI, SPI, SPORT, UART
Clock Rate	300MHz
Non-Volatile Memory	ROM (32kB)
On-Chip RAM	132kB
Voltage - I/O	1.8V, 2.5V, 3.3V
Voltage - Core	1.30V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	289-LFBGA, CSPBGA
Supplier Device Package	289-CSPBGA (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-bf522kbcz-3c2">https://www.e-xfl.com/product-detail/analog-devices/adsp-bf522kbcz-3c2</a>

## GENERAL DESCRIPTION

This document describes the differences between the ADSP-BF52xC and the ADSP-BF52x standard Blackfin® product. Please refer to the published ADSP-BF52x data sheet for general description and specifications. This document only describes the differences from that data sheet.

The ADSP-BF52xC processors add a low power, high quality stereo audio codec for portable digital audio applications with one set of stereo programmable gain amplifier (PGA) line inputs and one monaural microphone input. It features two 24-bit analog-to-digital converter (ADC) channels and two 24-bit digital-to-analog (DAC) converter channels.

The codec can operate as a master or a slave. It supports various master clock frequencies, including 12 MHz or 24 MHz for USB devices; standard  $256 \times f_s$  or  $384 \times f_s$  based rates, such as 12.288 MHz and 24.576 MHz; and many common audio sampling rates, such as 96 kHz, 88.2 kHz, 48 kHz, 44.1 kHz, 32 kHz, 24 kHz, 22.05 kHz, 16 kHz, 12 kHz, 11.025 kHz, and 8 kHz.

The codec can operate at power supplies as low as 1.8 V for the analog circuitry and as low as 1.8 V for the digital circuitry. The maximum voltage supply is 3.6 V for all supplies.

The codec software-programmable stereo output options provide the programmer with many application possibilities because the device can be used as a headphone driver or as a speaker driver. Its volume control functions provide a large range of gain control of the audio signal.

### CODEC DESCRIPTION

The ADSP-BF52xC codec contains a central clock source, called the codec master clock (CODEC\_MCLK) that produces a reference clock for all internal audio data processing and synchronization. When using an external clock source to drive the CODEC\_MCLK pin, care should be taken to select a clock source with less than 50 ps of jitter. Without careful generation of the CODEC\_MCLK signal, the digital audio quality will suffer.

To enable the codec to generate the central reference clock in a system, connect a crystal oscillator between the XTI/ CODEC\_MCLK input pin and the XTO output pin.




Figure 1. Codec Block Diagram




Figure 3. Microphone Input to ADC

The first gain stage is composed of a low noise operational amplifier set to an inverting configuration with integrated 50 k $\Omega$  feedback and 10 k $\Omega$  input resistors. The default microphone input signal gain is 14 dB. An external resistor ( $R_{EXT}$ ) can be connected in series with the MICIN pin to reduce the first-stage gain of the microphone input signal to as low as 0 dB by using the following equation:

$$\text{Microphone Input Gain} = 50 \text{ k}\Omega / (10 \text{ k}\Omega + R_{EXT})$$

The second-stage gain of the microphone signal path is derived from the internal microphone boost circuitry. The available settings are 0 dB, 20 dB, and 40 dB and are controlled by the MICBOOST (Register R4, Bit D0) and MICBOOST2 (Register R4, Bit D8) bits. To achieve 20 dB of secondary gain boost, the programmer can select either MICBOOST or MICBOOST2. To achieve 40 dB of secondary microphone signal gain, the programmer must select both MICBOOST and MICBOOST2.

The MUTEMIC bit (Register R4, Bit D1) mutes the microphone input signal to the ADC.

When using either the line or microphone inputs, the maximum full-scale input to the ADC is 1.0 V rms when AVDD = 3.3 V. Do not apply an input voltage larger than full-scale to avoid overloading the ADC, which causes distortion of sound and deterioration of audio quality. For best sound quality in both microphone and line inputs, gain should be carefully configured so that the ADC receives a signal equal to its full-scale. This maximizes the signal-to-noise ratio for best total audio quality.

### Bypass and Sidetone Paths to Output

The line and microphone inputs can be routed and mixed directly to the output terminals by programming the SIDETONE (Register R4, Bit D5) and BYPASS (Register R4, Bit D3) registers. In both modes, the analog input signal is routed directly to the output terminals and is not digitally converted. The bypass signal at the output mixer is the same level as the output of the PGA associated with each line input.

The sidetone signal at the output mixer can be attenuated from -6 dB to -15 dB in steps of -3 dB by configuring the SIDEATT (Register R4, Bit D6 and Bit D7) control register bits. The

selected level of attenuation occurs after the initial microphone signal amplification from the microphone first and second stage gains.

### Line and Headphone Outputs

The DAC outputs, the microphone (the sidetone path), and the line inputs (the bypass path) are summed at an output mixer (see Figure 4). This output signal is then applied to both the stereo line outputs and stereo headphone outputs.




Figure 4. Output Signal Chain

The codec has a set of efficient headphone amplifier outputs, LHPOUT and RHPOUT, that are able to drive 16  $\Omega$  or 32  $\Omega$  headphones (shown in Figure 5).




Figure 5. Headphone Output

Like the line inputs, the LHPOUT and RHPOUT volumes, by default, are independently adjusted by setting the LHPVOL (Register R2, Bit D0 to Bit D6) and RHPVOL (Register R3, Bit D0 to Bit D6) bits of the headphone output control registers. The headphone outputs can be muted by writing codes less than 0110000 to the LHPVOL and RHPVOL bits.

# **ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C**

## **Recording Mode**

The digital audio interface sends the ADC digital filter data to the ADCDAT output pin for recording. The ADCDAT data stream multiplexes the left- and right-channel audio data in the time domain. The ADCLRC clock signal separates left- and right-channel digital audio frames on the ADCDAT lines.

The CODEC\_BCLK signal clocks the digital audio data within the frames. The CODEC\_BCLK signal is either an input or an output depending on whether the codec is in master or slave mode. During a recording operation, ADCDAT and ADCLRC must be synchronous to the CODEC\_BCLK signal to avoid data corruption.

## **Playback Mode**

The digital audio interface receives data on the DACDAT input pin for playback. The digital audio data stream on the DACDAT pin is time-domain-multiplexed left and right channel audio data. The DACLRC clock signal separates left and right channel digital audio frames on the DACDAT lines.

The CODEC\_BCLK signal clocks the digital audio data within the frames. The CODEC\_BCLK signal is either an input or an output depending on whether the codec is in master or slave mode. During a playback operation, DACDAT and DACLRC must be synchronous to the CODEC\_BCLK signal to avoid data corruption.

## **Digital Audio Data Sampling Rate**

To accommodate a wide variety of commonly used DAC and ADC sampling rates, the codec allows for two modes of operation, normal and USB, selected by the USB bit (Register R8, Bit D0).

The sampling rate is generated as a fixed divider from the CODEC\_MCLK signal. Because all audio processing references the CODEC\_MCLK signal, corruption of this signal will corrupt the quality of the audio at the codec output. The ADCLRC/ADCDAT/CODEC\_BCLK or DACLRC/DACDAT/CODEC\_BCLK signals must be synchronized with CODEC\_MCLK in the digital audio interface circuit.

CODEC\_MCLK must be faster or equal to the CODEC\_BCLK frequency to guarantee that no data is lost during data synchronization. The CODEC\_BCLK frequency should be greater than the sampling rate  $\times$  word length  $\times$  2. Ensuring that the CODEC\_BCLK frequency is greater than this, guarantees that all valid data bits are captured by the digital audio interface circuitry. For example, if a 32 kHz digital audio sampling rate with a 32-bit word length is desired, CODEC\_BCLK = 2.048 MHz.

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## Normal Mode

In normal mode, the codec supports digital audio sampling rates from 8 kHz to 96 kHz. Normal mode supports  $256 \times f_s$  and  $384 \times f_s$  based clocks. To select the desired sampling rate, the programmer must set the appropriate sampling rate register in

the SR control bits (Register R8, Bit D2 to Bit D5) and match this selection to the core clock frequency that is pulsed on the CODEC\_MCLK pin. See [Table 1](#) for sampling rates in normal mode.

**Table 1. Sampling Rate Lookup Table, Normal Mode (USB Disabled)**

CODEC_MCLK (CLKDIV2 = 0)	CODEC_MCLK (CLKDIV2 = 1)	ADC Sampling Rate (ADCLRC)	DAC Sampling Rate (DAACLRC)	USB	SR [3:0]	BOSR	CODEC_BCLK (MS = 1) <sup>1</sup>
12.288 MHz	24.576 MHz	8 kHz (CODEC_MCLK/1536)	8 kHz (CODEC_MCLK/1536)	0	0011	0	CODEC_MCLK/4
		8 kHz (CODEC_MCLK/1536)	48 kHz (CODEC_MCLK/256)	0	0010	0	CODEC_MCLK/4
		12 kHz (CODEC_MCLK/1024)	12 kHz (CODEC_MCLK/1024)	0	0100	0	CODEC_MCLK/4
		16 kHz (CODEC_MCLK/768)	16 kHz (CODEC_MCLK/768)	0	0101	0	CODEC_MCLK/4
		24 kHz (CODEC_MCLK/512)	24 kHz (CODEC_MCLK/512)	0	1110	0	CODEC_MCLK/4
		32 kHz (CODEC_MCLK/384)	32 kHz (CODEC_MCLK/384)	0	0110	0	CODEC_MCLK/4
		48 kHz (CODEC_MCLK/256)	8 kHz (CODEC_MCLK/1536)	0	0001	0	CODEC_MCLK/4
		48 kHz (CODEC_MCLK/256)	48 kHz (CODEC_MCLK/256)	0	0000	0	CODEC_MCLK/4
		96 kHz (CODEC_MCLK/128)	96 kHz (CODEC_MCLK/128)	0	0111	0	CODEC_MCLK/2
		8.0182 kHz (CODEC_MCLK/1408)	8.0182 kHz (CODEC_MCLK/1408)	0	1011	0	CODEC_MCLK/4
11.2896 MHz	22.5792 MHz	8.0182 kHz (CODEC_MCLK/1408)	44.1 kHz (CODEC_MCLK/256)	0	1010	0	CODEC_MCLK/4
		11.025 kHz (CODEC_MCLK/1024)	11.025 kHz (CODEC_MCLK/1024)	0	1100	0	CODEC_MCLK/4
		22.05 kHz (CODEC_MCLK/512)	22.05 kHz (CODEC_MCLK/512)	0	1101	0	CODEC_MCLK/4
		44.1 kHz (CODEC_MCLK/256)	8.0182 kHz (CODEC_MCLK/1408)	0	1001	0	CODEC_MCLK/4
		44.1 kHz (CODEC_MCLK/256)	44.1 kHz (CODEC_MCLK/256)	0	1000	0	CODEC_MCLK/4
		88.2 kHz (CODEC_MCLK/128)	88.2 kHz (CODEC_MCLK/128)	0	1111	0	CODEC_MCLK/2
		8 kHz (CODEC_MCLK/2304)	8 kHz (CODEC_MCLK/2304)	0	0011	1	CODEC_MCLK/6
18.432 MHz	36.864 MHz	8 kHz (CODEC_MCLK/2304)	48 kHz (CODEC_MCLK/384)	0	0010	1	CODEC_MCLK/6
		12 kHz (CODEC_MCLK/1536)	12 kHz (CODEC_MCLK/1536)	0	0100	1	CODEC_MCLK/6
		16 kHz (CODEC_MCLK/1152)	16 kHz (CODEC_MCLK/1152)	0	0101	1	CODEC_MCLK/6
		24 kHz (CODEC_MCLK/768)	24 kHz (CODEC_MCLK/768)	0	1110	1	CODEC_MCLK/6
		32 kHz (CODEC_MCLK/576)	32 kHz (CODEC_MCLK/576)	0	0110	1	CODEC_MCLK/6
		48 kHz (CODEC_MCLK/384)	48 kHz (CODEC_MCLK/384)	0	0000	1	CODEC_MCLK/6
		48 kHz (CODEC_MCLK/384)	8 kHz (CODEC_MCLK/2304)	0	0001	1	CODEC_MCLK/6
		96 kHz (CODEC_MCLK/192)	96 kHz (CODEC_MCLK/192)	0	0111	1	CODEC_MCLK/3
		8.0182 kHz (CODEC_MCLK/2112)	8.0182 kHz (CODEC_MCLK/2112)	0	1011	1	CODEC_MCLK/6
		8.0182 kHz (CODEC_MCLK/2112)	44.1 kHz (CODEC_MCLK/384)	0	1010	1	CODEC_MCLK/6
16.9344 MHz	33.8688 MHz	11.025 kHz (CODEC_MCLK/1536)	11.025 kHz (CODEC_MCLK/1536)	0	1100	1	CODEC_MCLK/6
		22.05 kHz (CODEC_MCLK/768)	22.05 kHz (CODEC_MCLK/768)	0	1101	1	CODEC_MCLK/6
		44.1 kHz (CODEC_MCLK/384)	8.0182 kHz (CODEC_MCLK/2112)	0	1001	1	CODEC_MCLK/6
		44.1 kHz (CODEC_MCLK/384)	44.1 kHz (CODEC_MCLK/384)	0	1000	1	CODEC_MCLK/6
		88.2 kHz (CODEC_MCLK/192)	88.2 kHz (CODEC_MCLK/192)	0	1111	1	CODEC_MCLK/3

<sup>1</sup> CODEC\_BCLK frequency is for master mode and slave right-justified mode only.

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## USB Mode

In USB mode, the codec supports digital audio sampling rates from 8 kHz to 96 kHz. USB mode is enabled on the codec to support the common universal serial bus (USB) clock rate of

12 MHz, or to support 24 MHz if the CLKDIV2 control register bit is activated. The programmer must set the appropriate sampling rate in the SR control bits (Register R8, Bit D2 to Bit D5). See [Table 2](#) for sampling rates in USB mode.

**Table 2. Sampling Rate Lookup Table, USB Mode (USB Enabled)**

CODEC_MCLK (CLKDIV2 = 0)	CODEC_MCLK (CLKDIV2 = 1)	ADC Sampling Rate (ADCLRC)	DAC Sampling Rate (DAACLRC)	USB	SR [3:0]	BOSR	CODEC_BCLK (MS = 1) <sup>1</sup>
12.000 MHz	24.000 MHz	8 kHz (CODEC_MCLK/1500)	8 kHz (CODEC_MCLK/1500)	1	0011	0	CODEC_MCLK
		8 kHz (CODEC_MCLK/1500)	48 kHz (CODEC_MCLK/250)	1	0010	0	CODEC_MCLK
		8.0214 kHz (CODEC_MCLK/1496)	8.0214 kHz (CODEC_MCLK/1496)	1	1011	1	CODEC_MCLK
		8.0214 kHz (CODEC_MCLK/1496)	44.118 kHz (CODEC_MCLK/272)	1	1010	1	CODEC_MCLK
		11.0259 kHz (CODEC_MCLK/1088)	11.0259 kHz (CODEC_MCLK/1088)	1	1100	1	CODEC_MCLK
		12 kHz (CODEC_MCLK/1000)	12 kHz (CODEC_MCLK/1000)	1	1000	0	CODEC_MCLK
		16 kHz (CODEC_MCLK/750)	16 kHz (CODEC_MCLK/750)	1	1010	0	CODEC_MCLK
		22.0588 kHz (CODEC_MCLK/544)	22.0588 kHz (CODEC_MCLK/544)	1	1101	1	CODEC_MCLK
		24 kHz (CODEC_MCLK/500)	24 kHz (CODEC_MCLK/500)	1	1110	0	CODEC_MCLK
		32 kHz (CODEC_MCLK/375)	32 kHz (CODEC_MCLK/375)	1	0110	0	CODEC_MCLK
		44.118 kHz (CODEC_MCLK/272)	8.0214 kHz (CODEC_MCLK/1496)	1	1001	1	CODEC_MCLK
		44.118 kHz (CODEC_MCLK/272)	44.118 kHz (CODEC_MCLK/272)	1	1000	1	CODEC_MCLK
		48 kHz (CODEC_MCLK/250)	8 kHz (CODEC_MCLK/1500)	1	0001	0	CODEC_MCLK
		48 kHz (CODEC_MCLK/250)	48 kHz (CODEC_MCLK/250)	1	0000	0	CODEC_MCLK
		88.235 kHz (CODEC_MCLK/136)	88.235 kHz (CODEC_MCLK/136)	1	1111	1	CODEC_MCLK
		96 kHz (CODEC_MCLK/125)	96 kHz (CODEC_MCLK/125)	1	0111	0	CODEC_MCLK

<sup>1</sup> CODEC\_BCLK frequency is for master mode and slave right-justified mode only.

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## SOFTWARE CONTROL INTERFACE

The software control interface provides access to the programmer-selectable control registers and can operate with a 2-wire (TWI) or 3-wire (SPI) interface, depending on the setting of the CMODE pin. If the CMODE pin is set to 0, the 2-wire interface is selected; if 1, the 3-wire interface is selected.

Within each control register is a control data-word consisting of 16 bits, MSB first. Bit B15 to Bit B9 are the register map address, and Bit B8 to Bit B0 are register data for the associated register map.

When 2-wire (TWI) mode is selected, CSDA generates the serial control data-word; CSCL clocks the serial data; and CSB determines the TWI device address. If the CSB pin is set to 0, the address selected is 0011010; if 1, the address is 0011011.

When 3-wire (SPI) mode is selected, CSDA generates the control data-word, CSCL clocks the control data-word into the codec, and CSB latches in the control data-word.




Figure 11. Codec SPI Serial Interface




Figure 12. Codec TWI Serial Interface




Figure 13. Codec TWI Write and Read Sequences

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

Figure 14 on Page 13 and Figure 15 on Page 14 describe alternative external connections for SPI or TWI control of the ADSP-BF52xC codec. The figures are the same except for the shaded area in each.




Figure 14. Recommended Application Circuit Using SPI Control




Figure 15. Recommended Application Circuit Using TWI Control

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## REGISTER DETAILS

Register	Address	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 0 Left-Channel ADC Input Volume on Page 16	0x00	LRINBOTH	LINMUTE	0						LINVOL
										Default = 010010111
Register 1 Right-Channel ADC Input Volume on Page 17	0x01	RLINBOTH	RINMUTE	0						RINVOL
										Default = 010010111
Register 2 Left-Channel DAC Volume on Page 17	0x02	LRHPBOTH	LZCEN							LHPVOL
										Default = 001111001
Register 3 Right-Channel DAC Volume on Page 18	0x03	RLHPBOTH	RZCEN							RHPVOL
										Default = 001111001
Register 4 Analog Audio Path on Page 18	0x04	MICBOOST2	SIDEATT[1:0]	SIDETONE	DACSEL	BYPASS	INSEL	MUTEMIC	MICBOOST	
										Default = 000001010
Register 5 Digital Audio Path on Page 19	0x05	0	0	0	0	HPOR	DACMU	DEEMPH[1:0]	ADC HPD	
										Default = 000001000
Register 6 Power Management on Page 19	0x06	0	POWEROFF	CLKOUTPD	OSCPD	OUTPD	DACPD	ADCPD	MICPD	LINEINPD
										Default = 010011111
Register 7 Digital Audio I/F on Page 20	0x07	0	BCLKINV	MS	LRSWAP	LRP	WL[1:0]		FORMAT[1:0]	
										Default = 000001010
Register 8 Sampling Rate on Page 20	0x08	0	CLKODIV2	CLKDIV2		SR[3:0]			BOSR	USB
										Default = 000000000
Register 9 Active on Page 20	0x09	0	0	0	0	0	0	0	0	ACTIVE
										Default = 000000000
Register 10 Software Reset on Page 20	0x0F					RESET				
										Default = 000000000

Figure 16. Register Mapping

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## BIT DESCRIPTIONS

Table 4 through Table 14 on Page 20 describe each bit in the control registers.

Table 4. Register 0 Left-Channel ADC Input Volume

Bit Name	Bits	Description	Settings
LRINBOTH	B8	Left-to-right line input ADC data load control	0 = disable simultaneous loading of left-channel ADC data to right-channel register (default) 1 = enable simultaneous loading of left-channel ADC data to right-channel register
LINMUTE	B7	Left-channel input mute	0 = disable mute 1 = enable mute on data path to ADC (default)
LINVOL	B[5:0]	Left-channel PGA volume control	00 0000 = -34.5 dB ... 1.5 dB step up 01 0111 = 0 dB (default) ... 1.5 dB step up 01 1111 = 12 dB 10 0000 = 13.5 dB 10 0001 = 15 dB 10 0010 = 16.5 dB 10 0011 = 18 dB 10 0100 = 19.5 dB 10 0101 = 21 dB 10 0110 = 22.5 dB 10 0111 = 24 dB 10 1000 = 25.5 dB 10 1001 = 27 dB 10 1010 = 28.5 dB 10 1011 = 30 dB 10 1100 = 31.5 dB 10 1101 = 33 dB 11 1111 to 10 1101 = 33 dB

## ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

**Table 5. Register 1 Right-Channel ADC Input Volume**

<b>Bit Name</b>	<b>Bits</b>	<b>Description</b>	<b>Settings</b>
RLINBOTH	B8	Right-to-left line input ADC data load control	0 = disable simultaneous loading of right-channel ADC data to left-channel register (default) 1 = enable simultaneous loading of right-channel ADC data to left-channel register
RINMUTE	B7	Right-channel input mute	0 = disable mute 1 = enable mute on data path to ADC (default)
RINVOL	B[5:0]	Right-channel PGA volume control	00 0000 = -34.5 dB ... 1.5 dB step up 01 0111 = 0 dB (default) ... 1.5 dB step up 01 1111 = 12 dB 10 0000 = 13.5 dB 10 0001 = 15 dB 10 0010 = 16.5 dB 10 0011 = 18 dB 10 0100 = 19.5 dB 10 0101 = 21 dB 10 0110 = 22.5 dB 10 0111 = 24 dB 10 1000 = 25.5 dB 10 1001 = 27 dB 10 1010 = 28.5 dB 10 1011 = 30 dB 10 1100 = 31.5 dB 10 1101 = 33 dB 11 1111 to 10 1101 = 33 dB

**Table 6. Register 2 Left-Channel DAC Volume**

<b>Bit Name</b>	<b>Bits</b>	<b>Description</b>	<b>Settings</b>
LRHPBOTH	B8	Left-to-right headphone volume load control	0 = disable simultaneous loading of left-channel headphone volume data to right-channel register (default) 1 = enable simultaneous loading of left-channel headphone volume data to right-channel register
LZCEN	B7	Left-channel zero cross detect enable	0 = disable (default) 1 = enable
LHPVOL	B[6:0]	Left-channel headphone volume control	000 0000 to 010 1111 = mute 011 0000 = -73 dB ... 111 1001 = 0 dB (default) ... 1 dB steps up to 111 1111 = +6 dB

## ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

**Table 9. Register 5 Digital Audio Path**

<b>Bit Name</b>	<b>Bits</b>	<b>Description</b>	<b>Settings</b>
HPOR	B4	Store dc offset when high-pass filter is disabled	0 = clear offset (default) 1 = store offset
DACMU	B3	DAC digital mute	0 = no mute (signal active) 1 = mute (default)
DEEMPH[1:0]	B[2:1]	De-emphasis control	00 = no de-emphasis (default) 01 = 32 kHz sampling rate 10 = 44.1 kHz sampling rate 11 = 48 kHz sampling rate
ADCHPD	B0	ADC high-pass filter control	0 = ADC high-pass filter enable (default) 1 = ADC high-pass filter disable

**Table 10. Register 6 Power Management**

<b>Bit Name</b>	<b>Bits</b>	<b>Description</b>	<b>Settings</b>
POWEROFF	B7	Whole chip power-down control	0 = power-up 1 = power-down (default)
CLKOUTPD	B6	Clock output power-down control	0 = power-up (default) 1 = power-down
OSCPD	B5	Crystal power-down control	0 = power-up (default) 1 = power-down
OUTPD	B4	Output power-down control	0 = power-up 1 = power-down (default)
DACPD	B3	DAC power-down control	0 = power-up 1 = power-down (default)
ADCPD	B2	ADC power-down control	0 = power-up 1 = power-down (default)
MICPD	B1	Microphone input power-down control	0 = power-up 1 = power-down (default)
LINEINPD	B0	Line input power-down control	0 = power-up 1 = power-down (default)

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## POWER CONSUMPTION

These current consumption values are for the codec alone.  
Please refer to the published ADSP-BF52x processor data sheet  
for the additional current consumption of the Blackfin  
processor.

**Table 16. Power Consumption**

Mode	POWEROFF	CLKOUTPD							(1.8V)			(3.3V)			Unit
			OSCPD	OUTPD	DACPD	ADCPD	MICPD	LINEINPD	AVDD	HPVDD	V <sub>DDEXT</sub> <sup>1</sup>	AVDD	HPVDD	V <sub>DDEXT</sub> <sup>1</sup>	
Record and Playback	0	0	0	0	0	0	0	0	7.4	1.5	6.3	14.8	2.0	12.0	mA
Playback Only															
Oscillator Enabled	0	0	0	0	0	1	1	1	3.1	1.30	3.0	4.7	2.0	6.1	mA
External Clock	0	1	1	0	0	1	1	1	2.9	1.2	3.0	4.7	2.0	6.1	mA
Record Only															
Line Oscillator	0	0	0	1	1	0	1	0	2.4	N/A	3.7	4.3	N/A	7.4	mA
Line Clock	0	0	1	1	1	0	1	0	2.5	N/A	3.8	4.3	N/A	7.4	mA
Microphone 1	0	0	0	1	1	0	0	1	3.6	N/A	1.9	9.4	N/A	3.6	mA
Microphone 2	0	0	1	1	1	0	0	1	3.6	N/A	1.8	9.4	N/A	3.6	mA
Sidetone (Microphone-to-Headphone Output)															
Internally Generated Clock	0	0	0	0	1	1	0	1	2.3	1.0	2.0	7.9	2.0	4.0	mA
External Clock	0	0	1	0	1	1	0	1	2.3	1.0	2.0	7.9	2.0	4.0	mA
Analog Bypass (Line Input or Line Output)															
Internally Generated Line	0	0	0	0	1	1	1	0	0.9	1.0	2.0	1.8	2.0	4.0	mA
External Line	0	0	1	0	1	1	1	0	0.9	1.0	2.0	1.8	2.0	4.0	mA
Power-Down															
Clock Stopped	1	1	1	1	1	1	1	1	3.1	6.3	3.8	9.4	6.3	12.3	μA

<sup>1</sup> V<sub>DDEXT</sub> here refers to the total of the codec's DCVDD and DBVDD signals and does not include VDDExt supplies in the Blackfin device.

## TIMING SPECIFICATIONS

**TWI Timing**

Table 17. TWI Timing

Parameter		Test Conditions <sup>1</sup>	Min	Max	Unit
$t_{SCS}$	Start condition setup time		600		ns
$t_{SCH}$	Start condition hold time		600		ns
$t_{PH}$	CSCL pulse width high		600		ns
$t_{PL}$	CSCL pulse width low		1.3		$\mu$ s
$f_{SCL}$	CSCL frequency		0	526	kHz
$t_{DS}$	Data setup time		100		ns
$t_{DH}$	Data hold time			900	ns
$t_{RT}$	CSDA and CSCL rise time			300	ns
$t_{FT}$	CSDA and CSCL fall time			300	ns
$t_{HCS}$	Stop condition setup time		600		ns

<sup>1</sup> AVDD, HPVDD,  $V_{DDEXT} = 3.3$  V, AGND = 0 V,  $T_A = +25^\circ\text{C}$ , Slave Mode,  $f_S = 48$  kHz, XTI/CODEC\_MCLK =  $256 \times f_S$  unless otherwise stated.




Figure 18. TWI Timing

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## Digital Audio Interface Slave Mode Timing

Table 19. Digital Audio Interface Slave Mode Timing

Parameter	Test Conditions <sup>1</sup>	Min	Max	Unit
$t_{DS}$	DACDAT setup time from CODEC_BCLK rising edge		10	ns
$t_{DH}$	DACDAT hold time from CODEC_BCLK rising edge		10	ns
$t_{LRSU}$	ADCLRC/DACLRC setup time to CODEC_BCLK rising edge		10	ns
$t_{LRH}$	ADCLRC/DACLRC hold time to CODEC_BCLK rising edge		10	ns
$t_{DD}$	ADCDAT propagation delay from CODEC_BCLK falling edge (external load of 70 pF)		30	ns
$t_{BCH}$	CODEC_BCLK pulse width high		25	ns
$t_{BCL}$	CODEC_BCLK pulse width low		25	ns
$t_{BCY}$	CODEC_BCLK cycle time		50	ns

<sup>1</sup> AVDD, HPVDD,  $V_{DDEXT} = 3.3$  V, AGND = 0 V,  $T_A = +25^\circ\text{C}$ , Slave Mode,  $f_s = 48$  kHz, XTI/CODEC\_MCLK =  $256 \times f_s$  unless otherwise stated.




Figure 20. Digital Audio Interface Slave Mode Timing

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## Digital Audio Interface Master Mode Timing

Table 20. Digital Audio Interface Master Mode Timing

Parameter		Test Conditions <sup>1</sup>	Min	Max	Unit
$t_{DST}$	DACDAT setup time to CODEC_BCLK rising edge		30		ns
$t_{DHT}$	DACDAT hold time to CODEC_BCLK rising edge		10		ns
$t_{DL}$	ADCLRC/DACLRC propagation delay from CODEC_BCLK falling edge			10	ns
$t_{DDA}$	ADCDAT propagation delay from CODEC_BCLK falling edge			10	ns
$t_{BCLKR}$	CODEC_BCLK rising time (10 pF load)		10		ns
$t_{BCLKF}$	CODEC_BCLK falling time (10 pF load)		10		ns
$t_{BCLKDS}$	CODEC_BCLK duty cycle (normal and USB mode)		45:55	55:45	

<sup>1</sup> AVDD, HPVDD,  $V_{DDEXT} = 3.3$  V, AGND = 0 V,  $T_A = +25^\circ\text{C}$ , Slave Mode,  $f_S = 48$  kHz, XTI/CODEC\_MCLK =  $256 \times f_S$  unless otherwise stated.




Figure 21. Digital Audio Interface Master Mode Timing

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

## Digital Filter Characteristics

Table 22. Digital Filter Characteristics

Parameter	Conditions	Min	Typical	Max	Unit
ADC FILTER					
Pass Band	$\pm 0.04$ dB -6 dB	0	$0.445 \times f_s$	Hz	Hz
Pass Band Ripple			$0.5 \times f_s$	Hz	dB
Stop Band			$0.555 \times f_s$	Hz	Hz
Stop Band Attenuation	$f > 0.567 \times f_s$	-61			dB
High-Pass Filter Corner Frequency	-3 dB -0.5 dB -0.1 dB		3.7 10.4 21.6		Hz
DAC FILTER					
Pass Band	$\pm 0.04$ dB -6 dB	0	$0.445 \times f_s$	Hz	Hz
Pass Band Ripple			$0.5 \times f_s$	Hz	dB
Stop Band			$0.555 \times f_s$	Hz	Hz
Stop Band Attenuation	$f > 0.565 \times f_s$	-61			dB
Codec Clock Tolerance					
Frequency Range		8.0		13.8	MHz
Jitter Tolerance			50		pS

## CONVERTER FILTER RESPONSE




Figure 23. ADC Digital Filter Frequency Response, Sampling Rate = 48 kHz




Figure 24. ADC Digital Filter Ripple, Sampling Rate = 48 kHz




Figure 25. DAC Digital Filter Frequency Response, Sampling Rate = 48 kHz




Figure 28. De-Emphasis Frequency Response, Sampling Rate = 44.1 kHz




Figure 26. DAC Digital Filter Ripple, Sampling Rate = 48 kHz




Figure 29. De-Emphasis Frequency Response, Sampling Rate = 48 kHz

## DIGITAL DE-EMPHASIS




Figure 27. De-Emphasis Frequency Response, Sampling Rate = 32 kHz




Figure 30. De-Emphasis Error, Sampling Rate = 32 kHz




Figure 31. De-Emphasis Error, Sampling Rate = 44.1 kHz




Figure 32. De-Emphasis Error, Sampling Rate = 48 kHz

## 289-BALL CSP\_BGA BALL ASSIGNMENT

Signals added or changed to the ADSP-BF52xC processor for the embedded codec are shown in [Table 23](#) and [Table 24](#). Please refer to the published ADSP-BF52x processor data sheet for descriptions of additional signals for the processor.

**Table 23. 289-Ball CSP\_BGA Ball Assignment (Alphabetically)**

Signal	Ball No.	Signal	Ball No.
ADCDAT	A16	HPGND	G17
ADCLRC	A15	HPVDD	G16 <sup>1</sup>
AGND	H22	LHPOUT	B20
AVDD	J22 <sup>1</sup>	LLINEIN	E23
CMODE	E22	LOUT	F22
CODEC_BCLK	A19	MICBIAS	H23
CODEC_CLKOUT	D22	MICIN	J23
CSB	D23	RHPOUT	B21
CSCL	B23	RLINEIN	F23
CSDA	C23	ROUT	G22
CVDD	H17 <sup>1</sup>	VMID	G23
DACDAT	A18	XTI/CODEC_MCLK	A22
DACLRC	A17	XTO	A21

<sup>1</sup>For ADSP-BF52x processor (without internal codec) compatibility, connect this ball to V<sub>DDEXT</sub>.

**Table 24. 289-Ball CSP\_BGA Ball Assignment (Numerically)**

Ball No.	Signal	Ball No.	Signal
A15	ADCLRC	E22	CMODE
A16	ADCDAT	E23	LLINEIN
A17	DACLRC	F22	LOUT
A18	DACDAT	F23	RLINEIN
A19	CODEC_BCLK	G16 <sup>1</sup>	HPVDD
A21	XTO	G17	HPGND
A22	XTI/CODEC_MCLK	G22	ROUT
B20	LHPOUT	G23	VMID
B21	RHPOUT	H17 <sup>1</sup>	CVDD
B23	CSCL	H22	AGND
C23	CSDA	H23	MICBIAS
D22	CODEC_CLKOUT	J22 <sup>1</sup>	AVDD
D23	CSB	J23	MICIN

<sup>1</sup>For ADSP-BF52x processor (without internal codec) compatibility, connect this ball to V<sub>DDEXT</sub>.

# ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C

Figure 33 shows the top view of the ADSP-BF52xC processor ball configuration.




Figure 33. ADSP-BF52xC Processor Ball Configuration (Top View)