
E. Kipson Electronics America Inc-Semiconductor Div - <u>S1C17M12F101100-250</u> Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S1C17
Core Size	16-Bit
Speed	16.8MHz
Connectivity	I²C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	38
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x12b SAR
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-TQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/epson/s1c17m12f101100-250

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

S1C17M12/M13 (rev1.0)



16-bit Single Chip Microcontroller

- 16KB Flash ROM: Read/program protection function, 2KB RAM
- Supports 1.8V to 5.5V wide range operating voltage.
- Five-digit seven-segment LED controller (8SEG × 1–5COM (max.))
- Supports various kinds of interfaces (UART, SPI, I²C)

■ DESCRIPTIONS


The S1C17M12/M13 is a 16-bit embedded Flash MCU that features low power consumption. It includes various serial interfaces and a seven-segment LED controller on the compact die. It is suitable for control panels with a sevensegment display for housing equipment and FA equipment.

■ FEATURES

Model	S1C17M12	S1C17M13		
CPU				
CPU core	Seiko Epson original 16-bit RISC CPU core	81017		
Other	On-chip debugger	31017		
Embedded Flash memory				
-	16K butes (for both instructions and data)			
	16K bytes (for both instructions and data)			
Erase/program count	1,000 times (min.)	regreening by ICD mini		
Other	Security function to protect from reading/pr			
Freehand data di DANA	On-board programming function using ICD			
Embedded RAM	OK hi taa			
Capacity	2K bytes			
Clock generator (CLG)	2			
System clock source	3 sources (IOSC/OSC3/EXOSC)			
System clock frequency (operating frequency				
IOSC oscillator circuit (boot clock source)	700 kHz (typ.) embedded oscillator			
	23 µs (max.) starting time (time from cancel the CPU)	lation of SLEEP state to vector table read by		
OSC3 oscillator circuit	16.8 MHz (max.) crystal/ceramic oscillator			
	4, 8, 12, and 16 MHz-switchable embedded			
EXOSC clock input	16.8 MHz (max.) square or sine wave input			
Other	Configurable system clock division ratio			
	Configurable system clock used at wake up	o from SLEEP state		
	Operating clock frequency for the CPU and	I all peripheral circuits is selectable.		
I/O port (PPORT)				
Number of general-purpose I/O ports	Input/output port: 38 bits (max.)			
	Output port: 1 bit (max.)			
	Pins are shared with the peripheral I/O.			
Number of input interrupt ports	34 bits (max.)			
Number of ports that support universal port	21 bits			
multiplexer (UPMUX)	A peripheral circuit I/O function selected via	a software can be assigned to each port.		
Number of high drive-capability Nch outputs	8 bits (max.)			
	7 mA output (max.)			
Number of high drive-capability Pch outputs				
	56 mA output (max., Total sum of 5 bits)			
Timers				
Watchdog timer (WDT2)	Generates NMI or watchdog timer reset.			
	Programmable NMI/reset generation cycle			
16-bit timer (T16)	4 channels			
	Generates the SPIA master clock and the A	ADC12A trigger signal.		
16-bit PWM timer (T16B)	1 channel			
	Event counter/capture function			
	PWM waveform generation function			
	Number of PWM output or capture input ports: 2 ports/channel			
Supply voltage detector (SVD3)				
Detection voltage	VDD or external voltage (two external voltag	e input ports are provided)		
Detection level	VDD: 28 levels (1.8 to 5.0 V)/external voltage			
Other	Intermittent operation mode			
	Generates an interrupt or reset according to	o the detection level evaluation		
	Concrates an interrupt of reset according to			

Model	S1C17M12	S1C17M13			
Serial interfaces					
UART (UART3)	4 channels				
	Baud-rate generator included, IrDA	1.0 supported			
		and baud rate division ratio are configurable.			
A • • • • • •	Infrared communication carrier mod				
Serial interfaces					
Synchronous serial interface (SPIA)	2 channels				
	2 to 16-bit variable data length				
	The 16-bit timer (T16) can be used f	for the baud-rate generator in master mode.			
I ² C (I2C)	1 channel				
	Baud-rate generator included				
IR remote controller (REMC2)					
Number of transmitter channels	1 channel				
Other	EL lamp drive waveform can be ger	perated for an application example			
Seven-segment LED controller (LEDC					
LED control output	Seven-segment LED outputs up to t	five digite (REEC × 1. ECOM(max.))			
LED control output					
	COM time-division dynamic drive co				
		de common mode and off-state pin status			
	Four-level brightness adjustment fu	nction			
12-bit A/D converter (ADC12A)					
Conversion method	_	Successive approximation type			
Resolution		12 bits			
Number of conversion channels		1 channel			
Number of analog signal inputs		8 ports/channel			
Multiplier/divider (COPRO2)					
Arithmetic functions	16-bit $ imes$ 16-bit multiplier				
Antimetic functions	16-bit \times 16-bit + 32-bit multiply and accumulation unit				
Deser	32-bit ÷ 32-bit divider				
Reset					
#RESET pin	Reset when the reset pin is set to lo	DW.			
Power-on reset	Reset at power on.				
Brownout reset	Reset when the power supply voltage				
Key entry reset	Reset when the P00 to P01/P02/P0	Reset when the P00 to P01/P02/P03 keys are pressed simultaneously (can be enabled/			
	disabled using a register).				
Watchdog timer reset	Reset when the watchdog timer over	erflows (can be enabled/disabled using a register).			
Supply voltage detector reset	Reset when the supply voltage dete	ctor detects the set voltage level (can be enabled/dis-			
	abled using a register).	C (
Interrupt					
Non-maskable interrupt	4 systems (Reset, address misaligne	ed interrupt, debug, NMI)			
Programmable interrupt	External interrupt: 1 system (8 levels				
	Internal interrupt: 14 systems (8 lev				
Dewer overhuveltere					
Power supply voltage	4.01-5.5.1				
VDD operating voltage	1.8 to 5.5 V				
N 11 11 A 1	1.8 to 5.5 V (VPP = 7.5 V external po	ower supply is required.)			
VDD operating voltage for Flash program					
Operating temperature					
Operating temperature Operating temperature range	-40 to 85 °C				
Operating temperature Operating temperature range Current consumption (Typ. value)					
Operating temperature Operating temperature range Current consumption (Typ. value)					
Operating temperature Operating temperature range Current consumption (Typ. value)	-40 to 85 °C				
Operating temperature Operating temperature range Current consumption (Typ. value) SLEEP mode	-40 to 85 °C 0.5 μA (TBD)				
Operating temperature Operating temperature range Current consumption (Typ. value) SLEEP mode	-40 to 85 °C 0.5 μA (TBD) IOSC = OFF, OSC3 = OFF 180 μA (TBD)				
Operating temperature Operating temperature range Current consumption (Typ. value) SLEEP mode HALT mode	-40 to 85 °C 0.5 μ A (TBD) IOSC = OFF, OSC3 = OFF 180 μ A (TBD) OSC3 = 4 MHz (internal oscillator)				
Operating temperature Operating temperature range Current consumption (Typ. value) SLEEP mode HALT mode	-40 to 85 °C 0.5 μ A (TBD) IOSC = OFF, OSC3 = OFF 180 μ A (TBD) OSC3 = 4 MHz (internal oscillator) 600 μ A (TBD)	CPU = OSC3 (1 wait cvcle)			
Operating temperature Operating temperature range Current consumption (Typ. value) SLEEP mode HALT mode	-40 to 85 °C 0.5 μ A (TBD) IOSC = OFF, OSC3 = OFF 180 μ A (TBD) OSC3 = 4 MHz (internal oscillator) 600 μ A (TBD) OSC3 = 4 MHz (internal oscillator), 0	CPU = OSC3 (1 wait cycle)			
Operating temperature Operating temperature range	-40 to 85 °C 0.5 μ A (TBD) IOSC = OFF, OSC3 = OFF 180 μ A (TBD) OSC3 = 4 MHz (internal oscillator) 600 μ A (TBD) OSC3 = 4 MHz (internal oscillator), 0 1,700 μ A (TBD)	· · · ·			
Operating temperature Operating temperature range Current consumption (Typ. value) SLEEP mode HALT mode	-40 to 85 °C 0.5 μ A (TBD) IOSC = OFF, OSC3 = OFF 180 μ A (TBD) OSC3 = 4 MHz (internal oscillator) 600 μ A (TBD) OSC3 = 4 MHz (internal oscillator), 0	· · · ·			


■ BLOCK DIAGRAM




* Not available in the S1C17M12.

PIN CONFIGURATION DIAGRAMS

S1C17M12 pin configuration diagram (TQFP12-48pin)



S1C17M13 pin configuration diagram (TQFP12-48pin)



PIN DESCRIPTIONS

Symbol meanings

Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

		5
I/O:	I	= Input
	0	= Output
	I/O	= Input/output
	Р	= Power supply
	А	= Analog signal
	Hi-Z	= High impedance state
Initial state:	l (Pull-up)	= Input with pulled up
	l (Pull-down) = Input with pulled down
	Hi-Z	= High impedance state
	O (H)	= High level output
	O (L)	= Low level output
Tolerant fail-safe	e structure:	
	1	= Over voltage tolerant fai

= Over voltage tolerant fail-safe type I/O cell included (see the "I/O Ports" chapter) The over voltage tolerant fail-safe type I/O cell allows interfacing without passing unnecessary current even if a voltage exceeding V_{DD} is applied to the port. Also unnecessary current is not consumed when the port is externally biased without supplying V_{DD}.

VD02 VD02 P - - I/O power supply (P50-54) // <th< th=""><th>Pin/pad name</th><th>Assigned signal</th><th>I/O</th><th>Initial state</th><th>Tolerant fail-safe structure</th><th>Function</th><th>S1C17M12</th><th>S1C17M13</th></th<>	Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	S1C17M12	S1C17M13
Voz Voz P - - // 0 power supply (p50-54) // 1 Vss Vss P - - GND (p40-47, P50-54) / Vss Vss Vss P - - GND (p40-47, P50-54) / Vpr Vpr P - - Power supply for Flash programming / Vpr Vpr A - - Vpr regulator output // HRESET I IPUI-up) - Reset input // // P00 P00 I/O Hi-Z - //O port // // P01 P01 I/O Hi-Z - // O port // // // P01 P01 I/O Hi-Z - // O port // <	Vdd	VDD	Р	_	-	Power supply (+), I/O power supply (except for P50–54)	1	1
Viss2 Viss2 <th< td=""><td>VDD2</td><td>VDD2</td><td>Р</td><td>_</td><td>_</td><td></td><td>1</td><td>1</td></th<>	VDD2	VDD2	Р	_	_		1	1
VPP VPP P - - Power supply for Flash programming / Von Von A - - Von regulator output / #RESET // (Pull-up) - Reset input / / P00 P00 //O Hi-Z - I/O port / P01 P01 //O Hi-Z - I/O port / P01 P01 //O Hi-Z - I/O port / / P01 P01 //O Hi-Z - I/O port / / / P02 P02 I/O Hi-Z - I/O port / / / P03 P03 I/O Hi-Z - I/O port / / / P04 P04 I/O Hi-Z - I/O port / / / P04 P05 I/O Hi-Z - I/O port / / <td>Vss</td> <td>Vss</td> <td>Р</td> <td>_</td> <td>_</td> <td>GND (except for P40–47, P50–54)</td> <td>1</td> <td>1</td>	Vss	Vss	Р	_	_	GND (except for P40–47, P50–54)	1	1
Von Von <td>Vss2</td> <td>Vss2</td> <td>Р</td> <td>_</td> <td>_</td> <td>GND (P40-47, P50-54)</td> <td>1</td> <td>1</td>	Vss2	Vss2	Р	_	_	GND (P40-47, P50-54)	1	1
#RESET #RESET I I (Pull-up) - Reset input // P00 P00 I/O Hi-Z - I/O port // P01 P01 I/O ADIN07 A - I/O port // P01 P01 I/O Hi-Z - I/O port // // P01 P01 I/O Hi-Z - I/O port // // P01 P01 I/O Hi-Z - I/O port // // P01 P01 I/O Hi-Z - I/O port // // P02 P02 I/O Hi-Z - I/O port // // ADIN05 A 12-bit A/D converter Ch.0 analog signal input 5 - - - P03 P03 I/O Hi-Z - I/O port // - ADIN04 A 12-bit A/D converter Ch.0 analog signal input 4 - - -	Vpp	VPP	Р	_	-	Power supply for Flash programming	1	´ 🗸
P00 P00 I/O Hi-Z - I/O port V UPMUX I/O ADIN07 A - User-selected I/O (universal port multiplexer) / / P01 P01 I/O Hi-Z - I/O port / / P01 P01 I/O Hi-Z - I/O port / / P01 P01 I/O Hi-Z - I/O port / / P02 P02 I/O Hi-Z - I/O port / / / P03 P03 I/O Hi-Z - I/O port / / / P03 P03 I/O Hi-Z - I/O port /	VD1	VD1	Α	_	-	VD1 regulator output	1	1
P00 I/O Hi-Z - I/O port //O VP00 ADIN07 A - I/O port //O P01 P01 I/O Hi-Z - I/O port //O P01 P01 I/O Hi-Z - I/O port //O UPMUX I/O ADIN06 A - I/O port //O P02 P02 I/O Hi-Z - I/O port //O //O P03 I/O ADIN05 A - I/O port //O //O P03 P03 I/O Hi-Z - I/O port /O - /O P04 P04 I/O Hi-Z - I/O port /O - /O /O - /O - /O - /O /O - /O - /O - /O - /O - - /O - - /O - <td>#RESET</td> <td>#RESET</td> <td>I</td> <td>I (Pull-up)</td> <td>-</td> <td>Reset input</td> <td>1</td> <td>1</td>	#RESET	#RESET	I	I (Pull-up)	-	Reset input	1	1
ADIN07 A 12-bit A/D converter Ch.0 analog signal input 7 - <	P00	P00	I/O		_	I/O port	1	1
ADIN07 A 12-bit A/D converter Ch.0 analog signal input 7 - <		UPMUX	I/O				1	1
UPMUX I/O ADIN06 A P02 I/O UPMUX I/O UPMUX I/O UPMUX I/O ADIN05 A P03 I/O P03 I/O UPMUX I/O VO Hi-Z UPMUX I/O VO Hi-Z UPMUX I/O VO Hi-Z UPMUX I/O VO Hi-Z VO Hi-Z VO VO VO Hi-Z VO VO VO Hi-Z VO VO VO Hi-Z VO VO		ADIN07	Α				-	1
UPMUX I/O User-selected I/O (universal port multiplexer) I P02 I/O Hi-Z - I/O port I P03 I/O Hi-Z - I/O port I P04 P04 I/O Hi-Z - I/O port I P04 P04 I/O Hi-Z - I/O port I I P04 P04 I/O Hi-Z - I/O port I	P01	P01	I/O	Hi-Z	-	I/O port	1	1
ADIN06 A 12-bit A/D converter Ch.0 analog signal input 6 - <		UPMUX	I/O				1	1
P02 P02 I/O Hi-Z - I/O port // // P03 I/O ADIN05 A - I2-bit A/D converter Ch.0 analog signal input 5 - - P03 I/O Hi-Z - I/O port // - <		ADIN06	Α				-	1
UPMUX I/O User-selected I/O (universal port multiplexer) I/O P03 P03 I/O Hi-Z - I/O port I/O P03 I/O Hi-Z - I/O port I/O I/O ADIN04 A - I/O port I/O I/O I/O ADIN04 A - I/O port I/O	P02	P02	I/O	Hi-Z	-		1	1
ADIN05 A 12-bit A/D converter Ch.0 analog signal input 5 - <		UPMUX	I/O				1	1
P03 I/O Hi-Z - I/O port //O ADIN04 A - I/O port User-selected I/O (universal port multiplexer) //O P04 P04 I/O Hi-Z - I/O port //O ADIN03 A - I/O port //O //O //O ADIN03 A - I/O port //O //O //O P05 P05 I/O Hi-Z - I/O port //O //O ADIN02 A - I/O port //O		ADIN05	A					-
UPMUX I/O ADIN04 A P04 I/O UPMUX I/O UPMUX I/O UPMUX I/O UPMUX I/O ADIN03 A P05 P05 I/O UPMUX I/O ADIN02 A P05 P05 I/O ADIN02 A P06 I/O UPMUX I/O ADIN02 A P06 I/O P07 Hi-Z P08 P06 P07 I/O ADIN01 A P07 P07 P07 I/O ADIN01 A P07 I/O ADIN00 A P10 I/O P11 I/O P11 <	P03	P03		Hi-Z	-			1
ADIN04 A 12-bit A/D converter Ch.0 analog signal input 4 -		UPMUX					1	1
P04 I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O ADIN03 A - I/O port ✓ ✓ P05 P05 I/O Hi-Z - I/O port ✓ ✓ ✓ P05 P05 I/O Hi-Z - I/O port ✓ ✓ ✓ P06 I/O ADIN02 A - I/O port ✓ ✓ ✓ ✓ ✓ P06 I/O ADIN02 A - I/O port ✓ <td></td> <td>ADIN04</td> <td>Α</td> <td></td> <td></td> <td></td> <td>-</td> <td>1</td>		ADIN04	Α				-	1
UPMUX I/O ADIN03 A P05 P05 I/O UPMUX I/O ADIN02 A P06 P06 P07 P06 UPMUX I/O ADIN01 A P07 P07 P07 P07 P07 P07 P10 P10 P10 P10 P10 P10 P11 P10 P11 P00 P11 P10	P04		1/0	Hi-Z	-		1	1
ADIN03 A 12-bit A/D converter Ch.0 analog signal input 3 -		UPMUX					1	1
P05 I/O Hi-Z - I/O port ✓ ✓ ADIN02 A - - User-selected I/O (universal port multiplexer) ✓ -<		ADIN03	Α				-	1
UPMUX I/O ADIN02 A P06 I/O UPMUX I/O UPMUX I/O UPMUX I/O UPMUX I/O UPMUX I/O ADIN01 A P07 I/O VPMUX I/O UPMUX I/O ADIN01 A P07 I/O VPMUX I/O UPMUX I/O ADIN00 A P10 I/O VPREFA0 A P11 I/O VPMUX I/O VPMUX I/O VPMUX I/O VP11 VO VIC Hi-Z VP11 I/O VP11 I/O VP01 Hi-Z VP0 VIC VIC VIC VIC VIC VIC VIC VIC VIC VIC VIC VIC VIC	P05			Hi-Z	_			1
ADIN02 A 12-bit A/D converter Ch.0 analog signal input 2 -		UPMUX						-
P06 I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O ADIN01 A - I/O port ✓ ✓ P07 I/O Hi-Z - I/O port 12-bit A/D converter Ch.0 analog signal input 1 - - P07 I/O Hi-Z - I/O port ✓ - - UPMUX I/O Hi-Z - I/O port ✓ - - UPMUX I/O ADIN00 A - - - - - P10 I/O Hi-Z - I/O port ✓ - - - P10 I/O Hi-Z - I/O port ✓ - - - VREFA0 A - - I/O port ✓ - - - P11 I/O Hi-Z - I/O port ✓ - - UPMUX I/O Hi-Z - I/O port ✓ - - UPMUX I/O Hi-Z								-
UPMUX I/O ADIN01 A P07 I/O P07 I/O UPMUX I/O VPMUX I/O ADIN00 A P10 I/O P10 I/O VPMUX I/O VPMUX I/O VPMUX I/O P10 I/O VPMUX I/O VREFA0 A P11 I/O VPMUX I/O VPMUX I/O VP10 Hi-Z P11 I/O VPMUX I/O VP11 P11 VPMUX I/O VPMUX I/O P11 VO VIC VIC	P06	-		Hi-Z	-	8 8 1		1
ADIN01 A 12-bit A/D converter Ch.0 analog signal input 1 -		UPMUX						1
P07 I/O Hi-Z - I/O port ✓ UPMUX I/O - - User-selected I/O (universal port multiplexer) ✓ ✓ ADIN00 A - 12-bit A/D converter Ch.0 analog signal input 0 – ✓ P10 I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓ VREFA0 A - I/O port ✓ ✓ ✓ P11 I/O Hi-Z - I/O port ✓ ✓ VRUX I/O Hi-Z - I/O port ✓ ✓ P11 I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓								1
UPMUX I/O ADIN00 A P10 I/O UPMUX I/O VREFA0 A P11 I/O UPMUX I/O VREFA0 A P11 I/O UPMUX I/O UPMUX I/O VREFA0 A P11 I/O UPMUX I/O UPMUX I/O VI Hi-Z VI User-selected I/O (universal port multiplexer) VI I/O port UPMUX I/O VI Hi-Z VI User-selected I/O (universal port multiplexer)	P07	-		Hi-Z	_	8 8 1		
ADIN00 A 12-bit A/D converter Ch.0 analog signal input 0 - P10 I/O Hi-Z - I/O port ✓ UPMUX I/O Hi-Z - I/O port ✓ VREFA0 A 12-bit A/D converter Ch.0 reference voltage input ✓ ✓ P11 I/O Hi-Z - I/O port ✓ UPMUX I/O Hi-Z - I/O port ✓ UPMUX I/O Hi-Z - I/O port ✓ USer-selected I/O (universal port multiplexer) ✓ ✓		UPMUX	1/0					1
P10 I/O Hi-Z - I/O port ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓ VREFA0 A - 12-bit A/D converter Ch.0 reference voltage input ✓ ✓ P11 I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓ UPMUX I/O Hi-Z - I/O port ✓ ✓							-	
UPMUX I/O User-selected I/O (universal port multiplexer) I VREFA0 A 12-bit A/D converter Ch.0 reference voltage input - P11 P11 I/O Hi-Z - I/O port I/O UPMUX I/O Viser-selected I/O (universal port multiplexer) I/O I/O	P10			Hi-Z	_			
VREFA0 A 12-bit A/D converter Ch.0 reference voltage input - P11 I/O Hi-Z - I/O port ✓ UPMUX I/O VI User-selected I/O (universal port multiplexer) ✓	•	-						- ·
P11 I/O Hi-Z - I/O port I/O UPMUX I/O Hi-Z - I/O port I/O								
UPMUX I/O User-selected I/O (universal port multiplexer)	P11			Hi-7	_	÷ ·		
		-						- ·
		EXSVD0	A			External power supply voltage detection input Ch.0	· · ·	-

Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function		S1C17M12	S1C17M13
P12	P12	I/O	Hi-Z	-	I/O port		1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)		1	1
	EXSVD1	A			External power supply voltage detection input	t Ch.1	1	1
P13	P13	I/O	Hi-Z	-	I/O port		1	1
	EXOSC	I			Clock generator external clock input		1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)		1	1
P14	P14	I/O	Hi-Z	-	I/O port		1	1
	EXCL00	Ι			16-bit PWM timer Ch.0 event counter input 0		1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)		1	1
P15	P15	I/O	Hi-Z	-	I/O port		1	1
	EXCL01	I			16-bit PWM timer Ch.0 event counter input 1		1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)		1	1
P16	P16	I/O	Hi-Z	-	I/O port		1	
	FOUT	0			Clock external output		1	1
	UPMUX	I/O			User-selected I/O (universal port multiplexer)		 ✓ 	1
P17	P17	1/0	Hi-Z	-	I/O port		1	-
	#ADTRG0				12-bit A/D converter Ch.0 trigger input		-	1
Dee	UPMUX	1/0			User-selected I/O (universal port multiplexer)		 ✓ 	+
P20	P20	1/0	Hi-Z	-	I/O port		 ✓ 	
Det	UPMUX	1/0			User-selected I/O (universal port multiplexer)		 ✓ 	1
P21	P21	1/0	Hi-Z	-	I/O port		 ✓ 	1
D 00	UPMUX	1/0			User-selected I/O (universal port multiplexer)		 ✓ 	
P22	P22	1/0	Hi-Z	-	I/O port		 ✓ 	
	UPMUX	1/0			User-selected I/O (universal port multiplexer)		 ✓ 	
P23	P23	1/0	Hi-Z	-	I/O port		 ✓ 	1
	UPMUX	1/0			User-selected I/O (universal port multiplexer)		 ✓ 	1
P24	P24	I/O	Hi-Z	-	I/O port		 ✓ 	1
D 40	UPMUX	1/0	11: 7		User-selected I/O (universal port multiplexer)	L Park and a second 20	 / 	1
P40	P40	1/0	Hi-Z	-	I/O port	High drive-capability	 ✓ 	
P41	SEG0 P41	0 1/0	Hi-Z		LED segment output	Nch output High drive-capability		
P41	SEG1	0	HI-Z	-	I/O port LED segment output	Nch output	✓ ✓	1 1
P42	P42	1/0	Hi-Z	_	I/O port	High drive-capability	✓ ✓	✓ ✓
F42	SEG2	0		-	LED segment output	Nch output	✓ ✓	1
P43	P43	1/0	Hi-Z		I/O port	High drive-capability	✓ ✓	1
1 40	SEG3	0	111-2		LED segment output	Nch output	v V	-
P44	P44	1/0	Hi-Z	_	I/O port	High drive-capability	- V	V V
1 77	SEG4	0	111 2		LED segment output	Nch output	· ·	1
P45	P45	1/0	Hi-Z	_	I/O port	High drive-capability		1
	SEG5	0			LED segment output	Nch output	1	
P46	P46	1/0	Hi-Z	_	I/O port	High drive-capability	1	-
	SEG6	0			LED segment output	Nch output	1	-
P47	P47	1/0	Hi-Z	-	I/O port	High drive-capability	1	-
	SEG7	0			LED segment output	Nch output	1	+
P50	P50	1/0	Hi-Z	-	I/O port	High drive-capability	1	-
	REMO	0			IR remote controller transmit data output	Pch output	1	1
	COM0	0			LED common output		1	1
P51	P50	1/0	Hi-Z	_	I/O port	High drive-capability	1	1
	CLPLS	0			IR remote controller clear pulse output	Pch output	1	1
	COM1	0			LED common output		1	1
P52	P50	I/O	Hi-Z	-	I/O port	High drive-capability	1	-
	COM2	0			LED common output	Pch output	1	1
P53	P50	I/O	Hi-Z	-	I/O port	High drive-capability	1	1
	COM3	0			LED common output	Pch output	1	1
P54	P50	I/O	Hi-Z	-	I/O port	High drive-capability	1	1
	COM4	0			LED common output	Pch output	1	1
PD0	DST2	0	O (L)	-	On-chip debugger status output		1	1
	PD0	I/O			I/O port		1	1
PD1	DSIO	I/O	I (Pull-up)	-	On-chip debugger data input/output		1	1
	PD1	I/O			I/O port		1	1
PD2	DCLK	0	O (H)	-	On-chip debugger clock output		1	_
	PD2	0			Output port		1	1


Pin/pad name	Assigned signal	I/O	Initial state	Tolerant fail-safe structure	Function	S1C17M12	711/11/10	S1C17M13
PD3	PD3	I/O	Hi-Z	-	I/O port	1	-	~
	OSC3	A			OSC3 oscillator circuit input	1		1
PD4	PD4	I/O	Hi-Z	-	I/O port	1	1	✓
	OSC4	Α			OSC3 oscillator circuit output	1	1	1

Universal port multiplexer (UPMUX)

The universal port multiplexer (UPMUX) allows software to select the peripheral circuit input/output function to be assigned to each pin from those listed below. Note, however, that a function cannot be assigned to two or more pins simultaneously.

Peripheral circuit	Signal to be assigned	I/O	Channel number n	Function
Synchronous serial interface	SDIn	Ι	<i>n</i> = 0, 1	SPIA Ch.n data input
(SPIA)	SDOn	0		SPIA Ch.n data output
	SPICLKn	I/O		SPIA Ch.n clock input/output
	#SPISSn			SPIA Ch.n slave-select input
l ² C	SCLn	I/O	<i>n</i> = 0	I2C Ch.n clock input/output
(I2C)	SDAn	I/O		I2C Ch.n data input/output
UART	USIN <i>n</i>		<i>n</i> = 0	UART3 Ch.n data input
(UART3)	USOUTn	0		UART3 Ch.n data output
16-bit PWM timer	TOUTn0/CAPn0	I/O	<i>n</i> = 0	T16B Ch.n PWM output/capture input 0
(T16B)	TOUTn1/CAPn1	I/O		T16B Ch.n PWM output/capture input 1

Basic External Connection Diagram



*1:When OSC3 crystal/ceramic oscillator is selected

*2:Available only in the S1C17M13

(): Do not mount components if unnecessary.

Sample external components

•	•	
Symbol	Name	Recommended components
X'tal3	Crystal resonator	CA-301 (4 MHz) manufactured by Seiko Epson Corporation
Ceramic	Ceramic resonator	CSBLA_J (1 MHz) manufactured by Murata Manufacturing Co., Ltd.
Саз	OSC3 gate capacitor	Ceramic capacitor
Срз	OSC3 drain capacitor	Ceramic capacitor
CPW1	Bypass capacitor between Vss and VDD	Ceramic capacitor or electrolytic capacitor
CPW2	Bypass capacitor between Vss2 and VDD2	Ceramic capacitor or electrolytic capacitor
Сриз	Capacitor between Vss and VD1	Ceramic capacitor
Rdbg	DSIO pull-up resistor	Thick film chip resistor
CVPP	Capacitor between Vss and VPP	Ceramic capacitor

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies. ©Seiko Epson Corporation 2016, All rights reserved

SEIKO EPSON CORPORATION

MICRODEVICES OPERATIONS DIVISION

 Device Sales & Marketing Department

 421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN

 Phone: +81-42-587-5816

 FAX: +81-42-587-5117

EPSON semiconductor website

http://global.epson.com/products/semicon/

Document Code: 413284400 Issue June 2016 in JAPAN D