

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusObsoleteCore Processor8051Core Size8-BitSpeed24MHzConnectivityUART/USARTPeripheralsWDTNumber of I/O32Program Memory Size8KB (8K × 8)Program Memory TypeFLASHEEPROM Size-Nutage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Operating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPrakage / Case44-TQFP (10x10)		
Core Size8-BitSpeed24MHzConnectivityUART/USARTPeripheralsWDTNumber of I/O32Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting Type5urface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Product Status	Obsolete
Speed24MHzConnectivityUART/USARTPeripheralsWDTNumber of I/O32Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Core Processor	8051
ConnectivityUART/USARTPeripheralsWDTNumber of I/O32Program Memory Size8KB (8K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size256 × 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFP (10x10)	Core Size	8-Bit
PeripheralsWDTNumber of I/O32Program Memory Size8KB (8K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size256 × 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFP (10x10)	Speed	24MHz
Number of I/O32Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFP (10x10)	Connectivity	UART/USART
Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFP (10x10)	Peripherals	WDT
Program Memory TypeFLASHEEPROM Size-RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFP (10x10)	Number of I/O	32
EEPROM Size-RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFP (10x10)	Program Memory Size	8KB (8K x 8)
RAM Size256 x 8Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)4V ~ 5.5VData Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	EEPROM Size	-
Data Converters-Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	RAM Size	256 x 8
Oscillator TypeInternalOperating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Operating Temperature0°C ~ 70°C (TA)Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Data Converters	-
Mounting TypeSurface MountPackage / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Oscillator Type	Internal
Package / Case44-TQFPSupplier Device Package44-TQFP (10x10)	Operating Temperature	0°C ~ 70°C (TA)
Supplier Device Package 44-TQFP (10x10)	Mounting Type	Surface Mount
	Package / Case	44-TQFP
	Supplier Device Package	44-TQFP (10x10)
Purchase URL https://www.e-xfl.com/product-detail/microchip-technology/at89s52-24ac	Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89s52-24ac

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




2. Pin Configurations


2.1 40-lead PDIP

	\cup		1
(T2) P1.0 🗆	1	40	□ vcc
(T2 EX) P1.1 🗆	2	39	DP0.0 (AD0)
P1.2 🗆	3	38	DP0.1 (AD1)
P1.3 🗆	4	37	🗆 P0.2 (AD2)
P1.4 🗆	5	36	🗆 P0.3 (AD3)
(MOSI) P1.5 🗆	6	35	🗆 P0.4 (AD4)
(MISO) P1.6 🗆	7	34	🗆 P0.5 (AD5)
(SCK) P1.7 🗆	8	33	DP0.6 (AD6)
RST 🗆	9	32	🗆 P0.7 (AD7)
(RXD) P3.0 🗆	10	31	EA/VPP
(TXD) P3.1 🗆	11	30	ALE/PROG
(INT0) P3.2 🗆	12	29	D PSEN
(INT1) P3.3 🗆	13	28	🗆 P2.7 (A15)
(T0) P3.4 🗆	14	27	🗆 P2.6 (A14)
(T1) P3.5 🗆	15	26	🗆 P2.5 (A13)
(WR) P3.6 🗆	16	25	🗆 P2.4 (A12)
(RD) P3.7 🗆	17	24	🗆 P2.3 (A11)
XTAL2 🗆	18	23	🗆 P2.2 (A10)
XTAL1 🗆	19	22	🗆 P2.1 (A9)
GND 🗆	20	21	🗆 P2.0 (A8)

2.2 44-lead TQFP




2.3 44-lead PLCC



AT89S52

2

3. Block Diagram





4.6 Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S52, as shown in the following table.

Port Pin	Alternate Functions			
P3.0	RXD (serial input port)			
P3.1	TXD (serial output port)			
P3.2	INTO (external interrupt 0)			
P3.3	INT1 (external interrupt 1)			
P3.4	T0 (timer 0 external input)			
P3.5	T1 (timer 1 external input)			
P3.6	WR (external data memory write strobe)			
P3.7	RD (external data memory read strobe)			

4.7 RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives high for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

4.8 ALE/PROG

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.





Table 5-2. T2CON Timer/Counter 2 Control Register

T2C0	ON Address = 0	C8H				F	Reset Value =	0000 0000B	
Bit A	ddressable								
Dit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Bit	7	6	5	4	3	2	1	0	
Symbol	Function								
TF2	Timer 2 overflo or TCLK = 1.	ow flag set by	a Timer 2 ove	erflow and mu	st be cleared b	by software. T	F2 will not be	set when eithe	er RCLK = 1
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).								
RCLK	Receive clock Modes 1 and 3							ceive clock in s	serial port
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.								
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.								
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.								
C/T2	Timer or counter select for Timer 2. $C/\overline{T2} = 0$ for timer function. $C/\overline{T2} = 1$ for external event counter (falling edge triggered).								
CP/RL2	Capture/Reload select. $CP/\overline{RL2} = 1$ causes captures to occur on negative transitions at T2EX if EXEN2 = 1. $CP/\overline{RL2} = 0$ causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.								

8



6. Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

6.1 Program Memory

If the EA pin is connected to GND, all program fetches are directed to external memory.

On the AT89S52, if \overline{EA} is connected to V_{CC}, program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through FFFFH are to external memory.

6.2 Data Memory

The AT89S52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @R0, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

7. Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

7.1 Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When

WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC = 1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

7.2 WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Powerdown mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S52 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

8. UART

The UART in the AT89S52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

9. Timer 0 and 1

Timer 0 and Timer 1 in the AT89S52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF





10. Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{12}$ in the SFR T2CON (shown in Table 5-2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 10-1. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

RCLK +TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud Rate Generator
Х	Х	0	(Off)

Table 10-1.Timer 2 Operating Modes

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

10.1 Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 10-1.

10.2 Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 10-2). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

Figure 10-1. Timer in Capture Mode




Table 10-2.	T2MOD	Timer 2 Mode Control Register
-------------	-------	-------------------------------

T2MOD Address = 0C9H Reset Value = XXXX XX00B									
Not Bit A	ddressable								
		T2OE DCEN							
Bit	7	7 6 5 4 3 2 1 0							
Symbol	Functio	Function							
	Not imp	Not implemented, reserved for future							
T2OE	Timer 2	Timer 2 Output Enable bit							
DCEN	When s	When set, this bit allows Timer 2 to be configured as an up/down counter							

Figure 10-2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 10-2. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.





Figure 10-2. Timer 2 Auto Reload Mode (DCEN = 0)




Figure 10-3. Timer 2 Auto Reload Mode (DCEN = 1)







Figure 11-1. Timer 2 in Baud Rate Generator Mode



12. Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 12-1. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz (for a 16-MHz operating frequency).


To configure the Timer/Counter 2 as a clock generator, bit C/T2 (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock-Out Frequency =
$$\frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

Figure 12-1. Timer 2 in Clock-Out Mode



13. Interrupts

The AT89S52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 13-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 13-1 shows that bit position IE.6 is unimplemented. User software should not write a 1 to this bit position, since it may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.



22. Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most major worldwide programming vendors offer support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

				ALE/	EA/						P0.7-0	P2.4-0	P1.7-0
Mode	v_{cc}	RST	PSEN	PROG	V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	Data	Address	
Write Code Data	5V	Н	L	(2)	12V	L	н	Н	н	н	D _{IN}	A12-8	A7-0
Read Code Data	5V	Н	L	Н	н	L	L	L	Н	Н	D _{OUT}	A12-8	A7-0
Write Lock Bit 1	5V	н	L	(3)	12V	н	Н	Н	н	Н	х	х	х
Write Lock Bit 2	5V	н	L	(3)	12V	н	Н	Н	L	L	х	х	х
Write Lock Bit 3	5V	н	L	(3)	12V	н	L	Н	н	L	х	х	х
Read Lock Bits 1, 2, 3	5V	н	L	н	Н	н	Н	L	н	L	P0.2, P0.3, P0.4	x	х
Chip Erase	5V	н	L	(1)	12V	н	L	Н	L	L	х	х	х
Read Atmel ID	5V	Н	L	Н	Н	L	L	L	L	L	1EH	X 0000	00H
Read Device ID	5V	н	L	Н	Н	L	L	L	L	L	52H	X 0001	00H
Read Device ID	5V	Н	L	Н	Н	L	L	L	L	L	06H	X 0010	00H

 Table 22-1.
 Flash Programming Modes

Notes: 1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.

2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.

3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.

4. RDY/BSY signal is output on P3.0 during programming.

5. X = don t care.









Figure 22-1. Programming the Flash Memory (Parallel Mode)


Figure 22-2. Verifying the Flash Memory (Parallel Mode)



23. Flash Programming and Verification Characteristics (Parallel Mode)

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	11.5	12.5	V
I _{PP}	Programming Supply Current		10	mA
I _{CC}	V _{CC} Supply Current		30	mA
1/t _{CLCL}	Oscillator Frequency	3	33	MHz
t _{AVGL}	Address Setup to PROG Low	48 t _{CLCL}		
t _{GHAX}	Address Hold After PROG	48 t _{CLCL}		
t _{DVGL}	Data Setup to PROG Low	48 t _{CLCL}		
t _{GHDX}	Data Hold After PROG	48 t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) High to V _{PP}	48 t _{CLCL}		
t _{SHGL}	V _{PP} Setup to PROG Low	10		μs
t _{GHSL}	V _{PP} Hold After PROG	10		μs
t _{GLGH}	PROG Width	0.2	1	μs
t _{AVQV}	Address to Data Valid		48 t _{CLCL}	
t _{ELQV}	ENABLE Low to Data Valid		48 t _{CLCL}	
t _{EHQZ}	Data Float After ENABLE	0	48 t _{CLCL}	
t _{GHBL}	PROG High to BUSY Low		1.0	μs
t _{wc}	Byte Write Cycle Time		50	μs

 $T_A = 20^{\circ}C$ to 30°C, $V_{CC} = 4.5$ to 5.5V











Figure 23-2. Flash Memory Serial Downloading



24. Flash Programming and Verification Waveforms – Serial Mode




Figure 24-1. Serial Programming Waveforms

Table 24-1.	Serial Programming Instruction Set
-------------	------------------------------------

	Instruction Format				
Instruction	Byte 1	Byte 2	Byte 3	Byte 4	Operation
Programming Enable	1010 1100	0101 0011	XXXX XXXX	xxxx xxxx 0110 1001 (Output on MISO)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	XXXX XXXX	XXXX XXXX	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	A001 2 A001 2 XXX A001 2 XXX	AAAA AAAA AA607 01120 44567	7000 0000 7000 0000	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	A12 A200 A11 2 XXX A200 A12 2 XXX	4444 4444 0420 45067	0000 0000 2000 0000	Write data to Program memory in the byte mode
Write Lock Bits ⁽¹⁾	1010 1100	1110 00 品品	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (1).
Read Lock Bits	0010 0100	XXXX XXXX	XXXX XXXX	xxx 🛱 💆 xx	Read back current status of the lock bits (a programmed lock bit reads back as a 1)
Read Signature Bytes	0010 1000	A10 A11 A90 A89 A89 A89 A12 A12 A12 A12 A12 A12 A12 A12 A12 A12	≿xxx xxx0	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	A11 2 A11 2 A800 A800 A800 A800 A12 A72 A12 A12 A12 A12 A12 A12 A12 A12 A12 A1	Byte 0	Byte 1 Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	A41 2 XXX A9011 2 XXX A80011 2 XXX	Byte 0	Byte 1 Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Note:

1. B1 = 0, B2 = 0 ---> Mode 1, no lock protection B1 = 0, B2 = 1 ---> Mode 2, lock bit 1 activated

B1 = 1, B2 = 0 ---> Mode 2, lock bit 1 activatedB1 = 1, B2 = 0 ---> Mode 3, lock bit 2 activated

 $B1 = 1, B2 = 1 \dots > Mode 4$, lock bit 3 activated

 \underline{Each} of the lock bit modes needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.



26. Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.6V
DC Output Current 15.0 mA

*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

27. DC Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 4.0V$ to 5.5V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units V
V _{IL}	Input Low Voltage	(Except EA)	-0.5	0.2 V _{CC} -0.1	
V _{IL1}	Input Low Voltage (EA)		-0.5	0.2 V _{CC} -0.3	V
V _{IH}	Input High Voltage	(Except XTAL1, RST)	0.2 V _{CC} +0.9	V _{CC} +0.5	V
V _{IH1}	Input High Voltage	(XTAL1, RST)	0.7 V _{CC}	V _{CC} +0.5	V
V _{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	I _{OL} = 1.6 mA		0.45	V
V _{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, PSEN)	I _{OL} = 3.2 mA		0.45	V
V _{OH}		I_{OH} = -60 µA, V_{CC} = 5V ±10%	2.4		V
	Output High Voltage (Ports 1,2,3, ALE, PSEN)	Ι _{OH} = -25 μΑ	0.75 V _{CC}		V
		I _{OH} = -10 μA	0.9 V _{CC}		V
V _{OH1}	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH} = -800 \ \mu A, \ V_{CC} = 5V \pm 10\%$	2.4		V
		I _{OH} = -300 μA	0.75 V _{CC}		V
		I _{OH} = -80 μA	0.9 V _{CC}		V
IIL	Logical 0 Input Current (Ports 1,2,3)	V _{IN} = 0.45V		-50	μA
I _{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2V, V_{CC} = 5V \pm 10\%$		-300	μΑ
ILI	Input Leakage Current (Port 0, EA)	$0.45 < V_{IN} < V_{CC}$		±10	μA
RRST	Reset Pulldown Resistor		50	300	KΩ
C _{IO}	Pin Capacitance	Test Freq. = 1 MHz, T _A = 25°C		10	pF
I _{cc}	Dana da como d	Active Mode, 12 MHz		25	mA
	Power Supply Current	Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽¹⁾	V _{CC} = 5.5V		50	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA


Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.


2. Minimum V_{CC} for Power-down is 2V.



29. External Program Memory Read Cycle



30. External Data Memory Read Cycle







38. Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range	
	4.0V to 5.5V	AT89S52-24AU	44A	Industrial (-40° C to 85° C)	
24		AT89S52-24JU	44J		
		AT89S52-24PU	40P6	(-40 C to 85 C)	
	4.5V to 5.5V	AT89S52-33AU	44A	Industrial (-40° C to 85° C)	
33		AT89S52-33JU	44J		
		AT89S52-33PU	40P6	(-+0 0 10 85 0)	

Package Type		
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)	
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)	
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)	

34 AT89S52



Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support mcu@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel^{fi}, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.