



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                    |
| Core Processor             | F <sup>2</sup> MC-16FX                                                                                                                                                      |
| Core Size                  | 16-Bit                                                                                                                                                                      |
| Speed                      | 56MHz                                                                                                                                                                       |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, UART/USART                                                                                                                  |
| Peripherals                | DMA, LVD, LVR, POR, PWM, WDT                                                                                                                                                |
| Number of I/O              | 80                                                                                                                                                                          |
| Program Memory Size        | 288KB (288K x 8)                                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                                           |
| RAM Size                   | 16K x 8                                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 24x10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                                               |
| Package / Case             | 100-LQFP                                                                                                                                                                    |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb96f346rwbpmc-gse2">https://www.e-xfl.com/product-detail/infineon-technologies/mb96f346rwbpmc-gse2</a> |

## Features

| Feature                   | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Technology                | ■ 0.18μm CMOS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| CPU                       | <ul style="list-style-type: none"> <li>■ F<sup>2</sup>MC-16FX CPU</li> <li>■ Up to 56 MHz internal, 17.8 ns instruction cycle time</li> <li>■ Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers)</li> <li>■ 8-byte instruction execution queue</li> <li>■ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available</li> </ul>                                                                                                                                                                                                                                                                                                                                     |
| System clock              | <ul style="list-style-type: none"> <li>■ On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop)</li> <li>■ 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor).</li> <li>■ Up to 56 MHz external clock for devices with fast clock input feature</li> <li>■ 32-100 kHz subsystem quartz clock</li> <li>■ 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog</li> <li>■ Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals.</li> <li>■ Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode)</li> <li>■ Clock modulator</li> </ul> |
| On-chip voltage regulator | ■ Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Low voltage reset         | ■ Reset is generated when supply voltage is below minimum.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Code Security             | ■ Protects ROM content from unintended read-out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Memory Patch Function     | <ul style="list-style-type: none"> <li>■ Replaces ROM content</li> <li>■ Can also be used to implement embedded debug support</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| DMA                       | ■ Automatic transfer function independent of CPU, can be assigned freely to resources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Interrupts                | <ul style="list-style-type: none"> <li>■ Fast Interrupt processing</li> <li>■ 8 programmable priority levels</li> <li>■ Non-Maskable Interrupt (NMI)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Timers                    | <ul style="list-style-type: none"> <li>■ Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)</li> <li>■ Watchdog Timer</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| CAN                       | <ul style="list-style-type: none"> <li>■ Supports CAN protocol version 2.0 part A and B</li> <li>■ ISO16845 certified</li> <li>■ Bit rates up to 1 Mbit/s</li> <li>■ 32 message objects</li> <li>■ Each message object has its own identifier mask</li> <li>■ Programmable FIFO mode (concatenation of message objects)</li> <li>■ Maskable interrupt</li> <li>■ Disabled Automatic Retransmission mode for Time Triggered CAN applications</li> <li>■ Programmable loop-back mode for self-test operation</li> </ul>                                                                                                                                                                                                                                                                                        |
| USART                     | <ul style="list-style-type: none"> <li>■ Full duplex USARTs (SCI/LIN)</li> <li>■ Wide range of baud rate settings using a dedicated reload timer</li> <li>■ Special synchronous options for adapting to different synchronous serial protocols</li> <li>■ LIN functionality working either as master or slave LIN device</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |


| Feature                                | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I <sup>2</sup> C                       | <ul style="list-style-type: none"> <li>■ Up to 400 kbps</li> <li>■ Master and Slave functionality, 8-bit and 10-bit addressing</li> </ul>                                                                                                                                                                                                                                                                                                                                                                  |
| A/D converter                          | <ul style="list-style-type: none"> <li>■ SAR-type</li> <li>■ 10-bit resolution</li> <li>■ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer</li> </ul>                                                                                                                                                                                                                               |
| A/D Converter Reference Voltage switch | <ul style="list-style-type: none"> <li>■ 2 independent positive A/D converter reference voltages available</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                      |
| Reload Timers                          | <ul style="list-style-type: none"> <li>■ 16-bit wide</li> <li>■ Prescaler with 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup> of peripheral clock frequency</li> <li>■ Event count function</li> </ul>                                                                                                                                                                                                                                               |
| Free Running Timers                    | <ul style="list-style-type: none"> <li>■ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup>, 1/2<sup>7</sup>, 1/2<sup>8</sup> of peripheral clock frequency</li> </ul>                                                                                                                                                                   |
| Input Capture Units                    | <ul style="list-style-type: none"> <li>■ 16-bit wide</li> <li>■ Signals an interrupt upon external event</li> <li>■ Rising edge, falling edge or rising &amp; falling edge sensitive</li> </ul>                                                                                                                                                                                                                                                                                                            |
| Output Compare Units                   | <ul style="list-style-type: none"> <li>■ 16-bit wide</li> <li>■ Signals an interrupt when a match with 16-bit I/O Timer occurs</li> <li>■ A pair of compare registers can be used to generate an output signal.</li> </ul>                                                                                                                                                                                                                                                                                 |
| Programmable Pulse Generator           | <ul style="list-style-type: none"> <li>■ 16-bit down counter, cycle and duty setting registers</li> <li>■ Interrupt at trigger, counter borrow and/or duty match</li> <li>■ PWM operation and one-shot operation</li> <li>■ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input</li> <li>■ Can be triggered by software or reload timer</li> </ul>                                                                                  |
| Real Time Clock                        | <ul style="list-style-type: none"> <li>■ Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator</li> <li>■ Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)</li> <li>■ Read/write accessible second/minute/hour registers</li> <li>■ Can signal interrupts every half second/second/minute/hour/day</li> <li>■ Internal clock divider and prescaler provide exact 1s clock</li> </ul> |
| External Interrupts                    | <ul style="list-style-type: none"> <li>■ Edge sensitive or level sensitive</li> <li>■ Interrupt mask and pending bit per channel</li> <li>■ Each available CAN channel RX has an external interrupt for wake-up</li> <li>■ Selected USART channels SIN have an external interrupt for wake-up</li> </ul>                                                                                                                                                                                                   |
| Non Maskable Interrupt                 | <ul style="list-style-type: none"> <li>■ Disabled after reset</li> <li>■ Once enabled, can not be disabled other than by reset.</li> <li>■ Level high or level low sensitive</li> <li>■ Pin shared with external interrupt 0.</li> </ul>                                                                                                                                                                                                                                                                   |
| External bus interface                 | <ul style="list-style-type: none"> <li>■ 8-bit or 16-bit bidirectional data</li> <li>■ Up to 24-bit addresses</li> <li>■ 6 chip select signals</li> <li>■ Multiplexed address/data lines</li> <li>■ Wait state request</li> <li>■ External bus master possible</li> <li>■ Timing programmable</li> </ul>                                                                                                                                                                                                   |


| Features                               | MB96V300B                        | MB96(F)34x                                                                                        |
|----------------------------------------|----------------------------------|---------------------------------------------------------------------------------------------------|
| I <sup>2</sup> C                       | 2 channels                       | 2 channels                                                                                        |
| A/D Converter                          | 40 channels                      | 24 channels                                                                                       |
| A/D Converter Reference Voltage switch | yes                              | yes (except MB96F345Dyy or MB96F345Fyy)                                                           |
| 16-bit Reload Timer                    | 6 channels + 1 channel (for PPG) | 4 channels + 1 channel (for PPG)                                                                  |
| 16-bit Free-Running Timer              | 4 channels                       | 2 channels                                                                                        |
| 16-bit Output Compare                  | 12 channels                      | 8 channels                                                                                        |
| 16-bit Input Capture                   | 12 channels                      | 8 channels                                                                                        |
| 16-bit Programmable Pulse Generator    | 20 channels                      | 16 channels                                                                                       |
| CAN Interface                          | 5 channels                       | MB96(F)34xAyy or MB96(F)34xCyy: no<br>MB96F345Dyy or MB96F345Fyy: 1 channel<br>others: 2 channels |
| External Interrupts                    | 16 channels                      |                                                                                                   |
| Non-Maskable Interrupt                 | 1 channel                        |                                                                                                   |
| Real Time Clock                        | 1                                |                                                                                                   |
| I/O Ports                              | 136                              | 80 for part number with suffix "W", 82 for part number with suffix "S"                            |
| Alarm comparator                       | 2 channels                       | MB96F345Dyy or MB96F345Fyy: no<br>others: 2 channels                                              |
| External bus interface                 | Yes                              | Yes (multiplexed address/data)                                                                    |
| Chip select                            | 6 signals                        |                                                                                                   |
| Clock output function                  | 2 channels                       |                                                                                                   |
| Low voltage reset                      | Yes                              |                                                                                                   |
| On-chip RC-oscillator                  | Yes                              |                                                                                                   |

[1]: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

## 2. Block Diagram

**Figure 1. Block diagram of MB96(F)34x**



**Figure 3. Pin assignment of MB96(F)34x (FPT-100P-M20)**


[1]: MB96(F)34xyWy: X0A, X1A  
 MB96(F)34xySy: P04\_0, P04\_1

[2]: TX0, RX0, TX1, RX1 are not available on MB96(F)34xAyy or MB96(F)34xCyy  
 TX1, RX1 are not available on MB96F345Dyy or MB96F345Fyy

[3]: ALARM0, ALARM1 are not available on MB96F345Dyy or MB96F345Fyy

[4]: AVRHL2 is not available on MB96F345Dyy or MB96F345Fyy

(FPT-100P-M20)

**Remark:**

MB96(F)34x products are pin-compatible to F<sup>2</sup>MC-16LX family MB90340 series.

## 5. Pin Circuit Type

**Table 2: Pin circuit types**

| FPT-100P-M20 |                             | FPT-100P-M22 |                             |
|--------------|-----------------------------|--------------|-----------------------------|
| Pin no.      | Circuit type <sup>[1]</sup> | Pin no.      | Circuit type <sup>[1]</sup> |
| 1-10         | H                           | 1-12         | H                           |
| 11,12        | B <sup>[2]</sup>            | 13, 14       | B <sup>[2]</sup>            |
| 11,12        | H <sup>[3]</sup>            | 13, 14       | H <sup>[3]</sup>            |
| 13,14        | Supply                      | 15,16        | Supply                      |
| 15           | F                           | 17           | F                           |
| 16,17        | H                           | 18,19        | H                           |
| 18-21        | N                           | 20-23        | N                           |
| 22-29        | I                           | 24-31        | I                           |
| 30           | Supply                      | 32           | Supply                      |
| 31-32        | G                           | 33-34        | G                           |
| 33           | Supply                      | 35           | Supply                      |
| 34 to 41     | I                           | 36 to 43     | I                           |
| 42           | Supply                      | 44           | Supply                      |
| 43 to 48     | I                           | 45 to 50     | I                           |
| 49 to 51     | C                           | 51 to 53     | C                           |
| 52           | E                           | 54           | E                           |
| 53 to 54     | I                           | 55 to 56     | I                           |
| 55 to 62     | H                           | 57 to 64     | H                           |
| 63, 64       | Supply                      | 65, 66       | Supply                      |
| 65 to 87     | H                           | 67 to 89     | H                           |
| 88,89        | Supply                      | 90, 91       | Supply                      |
| 90, 91       | A                           | 92, 93       | A                           |
| 92-100       | H                           | 94 to 100    | H                           |

[1]: Please refer to “[I/O Circuit Type](#)” for details on the I/O circuit types

[2]: Devices with suffix “W”

[3]: Devices without suffix “W”

## 8. User ROM Memory Map For Flash Devices

| MB96F345D<br>MB96F345F                       |                                                    |                                            |              |                         |              |
|----------------------------------------------|----------------------------------------------------|--------------------------------------------|--------------|-------------------------|--------------|
| Alternative mode<br>CPU address              | Flash memory<br>mode address                       | Flash size 160kByte<br>+64KByte Data Flash |              |                         |              |
| FF:FFFF <sub>H</sub><br>FF:0000 <sub>H</sub> | 3F:FFFF <sub>H</sub><br>3F:0000 <sub>H</sub>       | S39 - 64K                                  | Flash A      |                         |              |
| FE:FFFF <sub>H</sub><br>FE:0000 <sub>H</sub> | 3E:FFFF <sub>H</sub><br>3E:0000 <sub>H</sub>       | S38 - 64K                                  |              |                         |              |
| FD:FFFF <sub>H</sub><br>FD:0000 <sub>H</sub> | 3D:FFFF <sub>H</sub><br>3D:0000 <sub>H</sub>       | External bus                               |              |                         |              |
| FC:FFFF <sub>H</sub><br>FC:0000 <sub>H</sub> | 3C:FFFF <sub>H</sub><br>3C:0000 <sub>H</sub>       |                                            |              |                         |              |
| FB:FFFF <sub>H</sub><br>FB:0000 <sub>H</sub> | 3B:FFFF <sub>H</sub><br>3B:0000 <sub>H</sub>       |                                            |              |                         |              |
| FA:FFFF <sub>H</sub><br>FA:0000 <sub>H</sub> | 3A:FFFF <sub>H</sub><br>3A:0000 <sub>H</sub>       |                                            |              |                         |              |
| F9:FFFF <sub>H</sub><br>F9:0000 <sub>H</sub> | 39:FFFF <sub>H</sub><br>39:0000 <sub>H</sub>       |                                            |              |                         |              |
| F8:FFFF <sub>H</sub><br>F8:0000 <sub>H</sub> | 38:FFFF <sub>H</sub><br>38:0000 <sub>H</sub>       |                                            |              |                         |              |
| F7:FFFF <sub>H</sub><br>F7:0000 <sub>H</sub> | 37:FFFF <sub>H</sub><br>37:0000 <sub>H</sub>       |                                            |              |                         |              |
| F6:FFFF <sub>H</sub><br>F6:0000 <sub>H</sub> | 36:FFFF <sub>H</sub><br>36:0000 <sub>H</sub>       |                                            |              |                         |              |
| F5:FFFF <sub>H</sub><br>F5:0000 <sub>H</sub> | 35:FFFF <sub>H</sub><br>35:0000 <sub>H</sub>       |                                            |              |                         |              |
| F4:FFFF <sub>H</sub><br>F4:0000 <sub>H</sub> | 34:FFFF <sub>H</sub><br>34:0000 <sub>H</sub>       |                                            |              |                         |              |
| F3:FFFF <sub>H</sub><br>F3:0000 <sub>H</sub> | 33:FFFF <sub>H</sub><br>33:0000 <sub>H</sub>       |                                            |              |                         |              |
| F2:FFFF <sub>H</sub><br>F2:0000 <sub>H</sub> | 32:FFFF <sub>H</sub><br>32:0000 <sub>H</sub>       |                                            |              |                         |              |
| F1:FFFF <sub>H</sub><br>F1:0000 <sub>H</sub> | 31:FFFF <sub>H</sub><br>31:0000 <sub>H</sub>       |                                            |              |                         |              |
| F0:FFFF <sub>H</sub><br>F0:0000 <sub>H</sub> | 30:FFFF <sub>H</sub><br>30:0000 <sub>H</sub>       |                                            |              |                         |              |
| E0:FFFF <sub>H</sub><br>E0:0000 <sub>H</sub> |                                                    |                                            |              |                         |              |
| DF:FFFF <sub>H</sub><br>DF:8000 <sub>H</sub> |                                                    |                                            |              | Reserved                |              |
| DF:7FFF <sub>H</sub><br>DF:6000 <sub>H</sub> | 1F:7FFF <sub>H</sub><br>1F:6000 <sub>H</sub>       |                                            |              | SA3 - 8K                | Flash A      |
| DF:5FFF <sub>H</sub><br>DF:4000 <sub>H</sub> | 1F:5FFF <sub>H</sub><br>1F:4000 <sub>H</sub>       |                                            |              | SA2 - 8K                |              |
| DF:3FFF <sub>H</sub><br>DF:2000 <sub>H</sub> | 1F:3FFF <sub>H</sub><br>1F:2000 <sub>H</sub>       |                                            |              | SA1 - 8K                |              |
| DF:1FFF <sub>H</sub><br>DF:0000 <sub>H</sub> | 1F:1FFF <sub>H</sub><br>1F:0000 <sub>H</sub>       |                                            |              | SA0 - 8K <sup>[1]</sup> |              |
| DE:FFFF <sub>H</sub><br>DE:0000 <sub>H</sub> |                                                    |                                            |              | Reserved                |              |
|                                              |                                                    |                                            |              |                         |              |
| 0E:FFFF <sub>H</sub><br>0E:FF00 <sub>H</sub> | (0E:FFFF <sub>H</sub> )<br>(0E:FF00 <sub>H</sub> ) |                                            |              | SDA0-256 <sup>[2]</sup> | Data Flash A |
| 0E:FEFF <sub>H</sub><br>0E:0000 <sub>H</sub> |                                                    |                                            |              | Reserved                |              |
| 0D:FFFF <sub>H</sub><br>0D:C000 <sub>H</sub> | (0F:FFFF <sub>H</sub> )<br>(0F:C000 <sub>H</sub> ) | SDA4-16K                                   | Data Flash A |                         |              |
| 0D:BFFF <sub>H</sub><br>0D:8000 <sub>H</sub> | (0F:BFFF <sub>H</sub> )<br>(0F:8000 <sub>H</sub> ) | SDA3-16K                                   |              |                         |              |
| 0D:7FFF <sub>H</sub><br>0D:4000 <sub>H</sub> | (0F:7FFF <sub>H</sub> )<br>(0F:4000 <sub>H</sub> ) | SDA2-16K                                   |              |                         |              |
| 0D:3FFF <sub>H</sub><br>0D:0000 <sub>H</sub> | (0F:3FFF <sub>H</sub> )<br>(0F:0000 <sub>H</sub> ) | SDA1-16K                                   |              |                         |              |
| 0C:FFFF <sub>H</sub><br>0C:0000 <sub>H</sub> |                                                    | Reserved                                   |              |                         |              |
|                                              |                                                    |                                            |              |                         |              |

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

[2]: Sector SDA0 contains the ROM Configuration Block RCBD A at CPU address DE:FF00<sub>H</sub> - DE:FF2F<sub>H</sub>

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

[2]: Sector SDA0 contains the ROM Configuration Block RCBDA at CPU address DE:FF00<sub>H</sub> - DE:FF2F<sub>H</sub>

**Table 4: I/O map MB96(F)34x**

| Address                                  | Register                                    | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|------------------------------------------|---------------------------------------------|------------------------------|-------------------------------|--------|
| 0004E3 <sub>H</sub>                      | RTC - Second Register                       | WTSR                         |                               | R/W    |
| 0004E4 <sub>H</sub>                      | RTC - Minutes                               | WTMR                         |                               | R/W    |
| 0004E5 <sub>H</sub>                      | RTC - Hour                                  | WTHR                         |                               | R/W    |
| 0004E6 <sub>H</sub>                      | RTC - Timer Control Extended Register       | WTCER                        |                               | R/W    |
| 0004E7 <sub>H</sub>                      | RTC - Clock select register                 | WTCKSR                       |                               | R/W    |
| 0004E8 <sub>H</sub>                      | RTC - Timer Control Register Low            | WTCRL                        | WTCR                          | R/W    |
| 0004E9 <sub>H</sub>                      | RTC - Timer Control Register High           | WTCRH                        |                               | R/W    |
| 0004EA <sub>H</sub>                      | CAL - Calibration unit Control register     | CUCR                         |                               | R/W    |
| 0004EB <sub>H</sub>                      | Reserved                                    |                              |                               | -      |
| 0004EC <sub>H</sub>                      | CAL - Duration Timer Data Register Low      | CUTDL                        | CUTD                          | R/W    |
| 0004ED <sub>H</sub>                      | CAL - Duration Timer Data Register High     | CUTDH                        |                               | R/W    |
| 0004EE <sub>H</sub>                      | CAL - Calibration Timer Register 2 Low      | CUTR2L                       | CUTR2                         | R      |
| 0004EF <sub>H</sub>                      | CAL - Calibration Timer Register 2 High     | CUTR2H                       |                               | R      |
| 0004F0 <sub>H</sub>                      | CAL - Calibration Timer Register 1 Low      | CUTR1L                       | CUTR1                         | R      |
| 0004F1 <sub>H</sub>                      | CAL - Calibration Timer Register 1 High     | CUTR1H                       |                               | R      |
| 0004F2 <sub>H</sub> -0004F9 <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 0004FA <sub>H</sub>                      | RLT - Timer input select (for Cascading)    | TMISR                        |                               | R/W    |
| 0004FB <sub>H</sub> -00053D <sub>H</sub> | Reserved                                    |                              |                               | -      |
| 00053E <sub>H</sub>                      | USART7 - Serial Mode Register               | SMR7                         |                               | R/W    |
| 00053F <sub>H</sub>                      | USART7 - Serial Control Register            | SCR7                         |                               | R/W    |
| 000540 <sub>H</sub>                      | USART7 - Serial TX Register                 | TDR7                         |                               | W      |
| 000540 <sub>H</sub>                      | USART7 - Serial RX Register                 | RDR7                         |                               | R      |
| 000541 <sub>H</sub>                      | USART7 - Serial Status Register             | SSR7                         |                               | R/W    |
| 000542 <sub>H</sub>                      | USART7 - Ext. Control/Com. Register         | ECCR7                        |                               | R/W    |
| 000543 <sub>H</sub>                      | USART7 - Ext. Status Com. Register          | ESCR7                        |                               | R/W    |
| 000544 <sub>H</sub>                      | USART7 - Baud Rate Generator Register Low   | BGRL7                        | BGR7                          | R/W    |
| 000545 <sub>H</sub>                      | USART7 - Baud Rate Generator Register High  | BGRH7                        |                               | R/W    |
| 000546 <sub>H</sub>                      | USART7 - Extended Serial Interrupt Register | ESIR7                        |                               | R/W    |
| 000547 <sub>H</sub>                      | Reserved                                    |                              |                               | -      |
| 000548 <sub>H</sub>                      | USART8 - Serial Mode Register               | SMR8                         |                               | R/W    |
| 000549 <sub>H</sub>                      | USART8 - Serial Control Register            | SCR8                         |                               | R/W    |
| 00054A <sub>H</sub>                      | USART8 - Serial TX Register                 | TDR8                         |                               | W      |

**Table 4: I/O map MB96(F)34x**

| Address                                  | Register                                         | Abbreviation<br>8-bit access | Abbreviation<br>16-bit access | Access |
|------------------------------------------|--------------------------------------------------|------------------------------|-------------------------------|--------|
| 000801 <sub>H</sub>                      | CAN1 - Control register High (reserved)          | CTRLRH1                      |                               | R      |
| 000802 <sub>H</sub>                      | CAN1 - Status register Low                       | STATRL1                      | STATR1                        | R/W    |
| 000803 <sub>H</sub>                      | CAN1 - Status register High (reserved)           | STATRH1                      |                               | R      |
| 000804 <sub>H</sub>                      | CAN1 - Error Counter Low (Transmit)              | ERRCNTL1                     | ERRCNT1                       | R      |
| 000805 <sub>H</sub>                      | CAN1 - Error Counter High (Receive)              | ERRCNTH1                     |                               | R      |
| 000806 <sub>H</sub>                      | CAN1 - Bit Timing Register Low                   | BTRL1                        | BTR1                          | R/W    |
| 000807 <sub>H</sub>                      | CAN1 - Bit Timing Register High                  | BTRH1                        |                               | R/W    |
| 000808 <sub>H</sub>                      | CAN1 - Interrupt Register Low                    | INTRL1                       | INTR1                         | R      |
| 000809 <sub>H</sub>                      | CAN1 - Interrupt Register High                   | INTRH1                       |                               | R      |
| 00080A <sub>H</sub>                      | CAN1 - Test Register Low                         | TESTRL1                      | TESTR1                        | R/W    |
| 00080B <sub>H</sub>                      | CAN1 - Test Register High (reserved)             | TESTRH1                      |                               | R      |
| 00080C <sub>H</sub>                      | CAN1 - BRP Extension register Low                | BRPERL1                      | BRPER1                        | R/W    |
| 00080D <sub>H</sub>                      | CAN1 - BRP Extension register High (reserved)    | BRPERH1                      |                               | R      |
| 00080E <sub>H</sub> -00080F <sub>H</sub> | Reserved                                         |                              |                               | -      |
| 000810 <sub>H</sub>                      | CAN1 - IF1 Command request register Low          | IF1CREQL1                    | IF1CREQ1                      | R/W    |
| 000811 <sub>H</sub>                      | CAN1 - IF1 Command request register High         | IF1CREQH1                    |                               | R/W    |
| 000812 <sub>H</sub>                      | CAN1 - IF1 Command Mask register Low             | IF1CMSKL1                    | IF1CMSK1                      | R/W    |
| 000813 <sub>H</sub>                      | CAN1 - IF1 Command Mask register High (reserved) | IF1CMSKH1                    |                               | R      |
| 000814 <sub>H</sub>                      | CAN1 - IF1 Mask 1 Register Low                   | IF1MSK1L1                    | IF1MSK11                      | R/W    |
| 000815 <sub>H</sub>                      | CAN1 - IF1 Mask 1 Register High                  | IF1MSK1H1                    |                               | R/W    |
| 000816 <sub>H</sub>                      | CAN1 - IF1 Mask 2 Register Low                   | IF1MSK2L1                    | IF1MSK21                      | R/W    |
| 000817 <sub>H</sub>                      | CAN1 - IF1 Mask 2 Register High                  | IF1MSK2H1                    |                               | R/W    |
| 000818 <sub>H</sub>                      | CAN1 - IF1 Arbitration 1 Register Low            | IF1ARB1L1                    | IF1ARB11                      | R/W    |
| 000819 <sub>H</sub>                      | CAN1 - IF1 Arbitration 1 Register High           | IF1ARB1H1                    |                               | R/W    |
| 00081A <sub>H</sub>                      | CAN1 - IF1 Arbitration 2 Register Low            | IF1ARB2L1                    | IF1ARB21                      | R/W    |
| 00081B <sub>H</sub>                      | CAN1 - IF1 Arbitration 2 Register High           | IF1ARB2H1                    |                               | R/W    |
| 00081C <sub>H</sub>                      | CAN1 - IF1 Message Control Register Low          | IF1MCTRL1                    | IF1MCTR1                      | R/W    |
| 00081D <sub>H</sub>                      | CAN1 - IF1 Message Control Register High         | IF1MCTRH1                    |                               | R/W    |
| 00081E <sub>H</sub>                      | CAN1 - IF1 Data A1 Low                           | IF1DTA1L1                    | IF1DTA11                      | R/W    |
| 00081F <sub>H</sub>                      | CAN1 - IF1 Data A1 High                          | IF1DTA1H1                    |                               | R/W    |
| 000820 <sub>H</sub>                      | CAN1 - IF1 Data A2 Low                           | IF1DTA2L1                    | IF1DTA21                      | R/W    |
| 000821 <sub>H</sub>                      | CAN1 - IF1 Data A2 High                          | IF1DTA2H1                    |                               | R/W    |

**Table 5: Interrupt vector table MB96(F)34x**

| Vector number | Offset in vector table | Vector name | Cleared by DMA | Index in ICR to program | Description                                            |
|---------------|------------------------|-------------|----------------|-------------------------|--------------------------------------------------------|
| 60            | 30C <sub>H</sub>       | ICU4        | Yes            | 60                      | Input Capture Unit 4                                   |
| 61            | 308 <sub>H</sub>       | ICU5        | Yes            | 61                      | Input Capture Unit 5                                   |
| 62            | 304 <sub>H</sub>       | ICU6        | Yes            | 62                      | Input Capture Unit 6                                   |
| 63            | 300 <sub>H</sub>       | ICU7        | Yes            | 63                      | Input Capture Unit 7                                   |
| 64            | 2FC <sub>H</sub>       | OCU0        | Yes            | 64                      | Output Compare Unit 0                                  |
| 65            | 2F8 <sub>H</sub>       | OCU1        | Yes            | 65                      | Output Compare Unit 1                                  |
| 66            | 2F4 <sub>H</sub>       | OCU2        | Yes            | 66                      | Output Compare Unit 2                                  |
| 67            | 2F0 <sub>H</sub>       | OCU3        | Yes            | 67                      | Output Compare Unit 3                                  |
| 68            | 2EC <sub>H</sub>       | OCU4        | Yes            | 68                      | Output Compare Unit 4                                  |
| 69            | 2E8 <sub>H</sub>       | OCU5        | Yes            | 69                      | Output Compare Unit 5                                  |
| 70            | 2E4 <sub>H</sub>       | OCU6        | Yes            | 70                      | Output Compare Unit 6                                  |
| 71            | 2E0 <sub>H</sub>       | OCU7        | Yes            | 71                      | Output Compare Unit 7                                  |
| 72            | 2DC <sub>H</sub>       | FRT0        | Yes            | 72                      | Free Running Timer 0                                   |
| 73            | 2D8 <sub>H</sub>       | FRT1        | Yes            | 73                      | Free Running Timer 1                                   |
| 74            | 2D4 <sub>H</sub>       | IIC0        | Yes            | 74                      | I2C interface                                          |
| 75            | 2D0 <sub>H</sub>       | IIC1        | Yes            | 75                      | I2C interface                                          |
| 76            | 2CC <sub>H</sub>       | ADC0        | Yes            | 76                      | A/D Converter                                          |
| 77            | 2C8 <sub>H</sub>       | ALARM0      | No             | 77                      | Alarm Comparator 0 (except MB96F345Dyy or MB96F345Fyy) |
| 78            | 2C4 <sub>H</sub>       | ALARM1      | No             | 78                      | Alarm Comparator 1 (except MB96F345Dyy or MB96F345Fyy) |
| 79            | 2C0 <sub>H</sub>       | LINR0       | Yes            | 79                      | LIN USART 0 RX                                         |
| 80            | 2BC <sub>H</sub>       | LINT0       | Yes            | 80                      | LIN USART 0 TX                                         |
| 81            | 2B8 <sub>H</sub>       | LINR1       | Yes            | 81                      | LIN USART 1 RX                                         |
| 82            | 2B4 <sub>H</sub>       | LINT1       | Yes            | 82                      | LIN USART 1 TX                                         |
| 83            | 2B0 <sub>H</sub>       | LINR2       | Yes            | 83                      | LIN USART 2 RX                                         |
| 84            | 2AC <sub>H</sub>       | LINT2       | Yes            | 84                      | LIN USART 2 TX                                         |
| 85            | 2A8 <sub>H</sub>       | LINR3       | Yes            | 85                      | LIN USART 3 RX                                         |
| 86            | 2A4 <sub>H</sub>       | LINT3       | Yes            | 86                      | LIN USART 3 TX                                         |
| 87            | 2A0 <sub>H</sub>       | FLASH_A     | No             | 87                      | Flash memory A (only Flash devices)                    |
| 88            | 29C <sub>H</sub>       | FLASH_B     | No             | 88                      | Flash memory B (only MB96F348T/H/C)                    |
| 89            | 298 <sub>H</sub>       | LINR7       | Yes            | 89                      | LIN USART 7 RX                                         |

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

| Parameter                                          | Symbol        | Condition (at $T_A$ )                                                                                                                                   |        | Value |      |      | Remarks                   |
|----------------------------------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------|------|------|---------------------------|
|                                                    |               |                                                                                                                                                         |        | Typ   | Max  | Unit |                           |
| Power supply current in Sleep modes <sup>[1]</sup> | $I_{CCSPLL}$  | PLL Sleep mode with $CLKS1/2 = 48\text{MHz}$ ,<br>$CLKP1/2 = 24\text{MHz}$<br>(CLKRC and CLKSC stopped. Core voltage at 1.9V)                           | +25°C  | 9     | 10.5 | mA   | Flash devices             |
|                                                    |               |                                                                                                                                                         | +125°C | 9.7   | 13   |      |                           |
|                                                    |               |                                                                                                                                                         | +25°C  | 8     | 9.5  | mA   | MB96345/346               |
|                                                    |               |                                                                                                                                                         | +125°C | 8.7   | 11.5 |      |                           |
|                                                    |               | PLL Sleep mode with $CLKS1/2 =$<br>$CLKP1 = 56\text{MHz}$ , $CLKP2 = 28\text{MHz}$<br>(CLKRC and CLKSC stopped. Core voltage at 1.9V)                   | +25°C  | 14    | 15.5 | mA   | MB96F346/F347/F348        |
|                                                    |               |                                                                                                                                                         | +125°C | 14.8  | 18   |      |                           |
|                                                    |               |                                                                                                                                                         | +25°C  | 13.5  | 15   | mA   | MB96345/346               |
|                                                    |               |                                                                                                                                                         | +125°C | 14.3  | 17   |      |                           |
|                                                    |               | PLL Sleep mode with $CLKS1/2 = 72\text{MHz}$ ,<br>$CLKP1 = 36\text{MHz}$ ,<br>$CLKP2 = 18\text{MHz}$<br>(CLKRC and CLKSC stopped. Core voltage at 1.9V) | +25°C  | 10.5  | 12   | mA   | MB96F346/F347/F348Y/R/Ayy |
|                                                    |               |                                                                                                                                                         | +125°C | 11.3  | 14.5 |      |                           |
|                                                    |               | PLL Sleep mode with $CLKS1/2 = 80\text{MHz}$ ,<br>$CLKP1 = 40\text{MHz}$ ,<br>$CLKP2 = 20\text{MHz}$<br>(CLKRC and CLKSC stopped. Core voltage at 1.9V) | +25°C  | TBD   | TBD  | mA   | MB96F345                  |
|                                                    |               |                                                                                                                                                         | +125°C | TBD   | TBD  |      |                           |
|                                                    |               | PLL Sleep mode with $CLKS1/2 = 96\text{MHz}$ ,<br>$CLKP1 = 48\text{MHz}$ ,<br>$CLKP2 = 24\text{MHz}$<br>(CLKRC and CLKSC stopped. Core voltage at 1.9V) | +25°C  | 15    | 16.5 | mA   | MB96F348T/H/CyB/C         |
|                                                    |               |                                                                                                                                                         | +125°C | 15.8  | 19   |      |                           |
|                                                    |               |                                                                                                                                                         | +25°C  | 14    | 15.5 | mA   | MB96345/346               |
|                                                    |               |                                                                                                                                                         | +125°C | 14.8  | 17.5 |      |                           |
|                                                    | $I_{CCSMAIN}$ | Main Sleep mode with $CLKS1/2 =$<br>$CLKP1/2 = 4\text{MHz}$<br>(CLKPLL, CLKSC and CLKRC stopped)                                                        | +25°C  | 1.5   | 1.8  | mA   | Flash devices             |
|                                                    |               |                                                                                                                                                         | +125°C | 2     | 4.5  |      |                           |
|                                                    |               |                                                                                                                                                         | +25°C  | 1.5   | 1.8  | mA   | MB96345/346               |
|                                                    |               |                                                                                                                                                         | +125°C | 2     | 3.8  |      |                           |

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )


| Parameter                                            | Symbol       | Condition (at $T_A$ )                                                                                                        |        | Value |      |      | Remarks                                             |
|------------------------------------------------------|--------------|------------------------------------------------------------------------------------------------------------------------------|--------|-------|------|------|-----------------------------------------------------|
|                                                      |              |                                                                                                                              |        | Typ   | Max  | Unit |                                                     |
| Power supply current in Timer modes <sup>[1]</sup>   | $I_{CCTRCL}$ | RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0<br>(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode) | +25°C  | 0.3   | 0.45 | mA   | MB96F346/F347/F348                                  |
|                                                      |              |                                                                                                                              | +125°C | 0.8   | 3.2  |      |                                                     |
|                                                      |              |                                                                                                                              | +25°C  | 0.08  | 0.15 | mA   | MB96F345                                            |
|                                                      |              |                                                                                                                              | +125°C | 0.58  | 2.95 |      |                                                     |
|                                                      |              |                                                                                                                              | +25°C  | 0.3   | 0.45 | mA   | MB96345/346                                         |
|                                                      |              |                                                                                                                              | +125°C | 0.8   | 2.2  |      |                                                     |
|                                                      |              | RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 1<br>(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)  | +25°C  | 0.05  | 0.1  | mA   | Flash devices                                       |
|                                                      |              |                                                                                                                              | +125°C | 0.55  | 2.85 |      |                                                     |
|                                                      |              |                                                                                                                              | +25°C  | 0.05  | 0.1  | mA   | MB96345/346                                         |
|                                                      |              |                                                                                                                              | +125°C | 0.55  | 1.85 |      |                                                     |
|                                                      | $I_{CCTSUB}$ | Sub Timer mode with CLKSC = 32kHz<br>(CLKMC, CLKPLL and CLKRC stopped)                                                       | +25°C  | 0.03  | 0.1  | mA   | Flash devices                                       |
|                                                      |              |                                                                                                                              | +125°C | 0.53  | 2.85 |      |                                                     |
|                                                      |              |                                                                                                                              | +25°C  | 0.03  | 0.1  | mA   | MB96345/346                                         |
|                                                      |              |                                                                                                                              | +125°C | 0.53  | 1.85 |      |                                                     |
| Power supply current in Stop Mode                    | $I_{CCH}$    | VR CR:LPMB[2:0] = 110 <sub>B</sub><br>(Core voltage at 1.8V)                                                                 | +25°C  | 0.02  | 0.08 | mA   | Flash devices                                       |
|                                                      |              |                                                                                                                              | +125°C | 0.52  | 2.8  |      |                                                     |
|                                                      |              |                                                                                                                              | +25°C  | 0.02  | 0.08 | mA   | MB96345/346                                         |
|                                                      |              |                                                                                                                              | +125°C | 0.52  | 1.8  |      |                                                     |
|                                                      |              | VR CR:LPMB[2:0] = 000 <sub>B</sub><br>(Core voltage at 1.2V)                                                                 | +25°C  | 0.015 | 0.06 | mA   | Flash devices                                       |
|                                                      |              |                                                                                                                              | +125°C | 0.4   | 2.3  |      |                                                     |
|                                                      |              |                                                                                                                              | +25°C  | 0.015 | 0.06 | mA   | MB96345/346                                         |
|                                                      |              |                                                                                                                              | +125°C | 0.4   | 1.4  |      |                                                     |
| Power supply current for active Low Voltage detector | $I_{CCLVD}$  | Low voltage detector enabled<br>(RCR:LVDE = 1)                                                                               | -      | 5     | 10   | μA   | MB96F345<br>Must be added to all current above      |
|                                                      |              |                                                                                                                              | +25°C  | 90    | 140  | μA   | Other devices<br>Must be added to all current above |
|                                                      |              |                                                                                                                              | +125°C | 100   | 150  |      |                                                     |

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                  | Symbol      | Pin                        | Condition | Value         |               | Unit | Remarks |
|----------------------------|-------------|----------------------------|-----------|---------------|---------------|------|---------|
|                            |             |                            |           | Min           | Max           |      |         |
| ECLK                       | $t_{CYC}$   | ECLK                       | -         | 30            | -             | ns   |         |
|                            | $t_{CHCL}$  |                            |           | $t_{CYC}/2-8$ | $t_{CYC}/2+8$ |      |         |
|                            | $t_{CLCH}$  |                            |           | $t_{CYC}/2-8$ | $t_{CYC}/2+8$ |      |         |
| ECLK → UBX/ LBX / CSn time | $t_{CHCBH}$ | CSn, UBX, LBX, ECLK        | -         | -25           | 25            | ns   |         |
|                            | $t_{CHCBL}$ |                            |           | -25           | 25            |      |         |
|                            | $t_{CLCBH}$ |                            |           | -25           | 25            |      |         |
|                            | $t_{CLCBL}$ |                            |           | -25           | 25            |      |         |
| ECLK → ALE time            | $t_{CHLH}$  | ALE, ECLK                  | -         | -15           | 15            | ns   |         |
|                            | $t_{CHLL}$  |                            |           | -15           | 15            |      |         |
|                            | $t_{CLLH}$  |                            |           | -15           | 15            |      |         |
|                            | $t_{CLLL}$  |                            |           | -15           | 15            |      |         |
| ECLK → address valid time  | $t_{CHAV}$  | A[23:16], ECLK             | -         | -20           | 20            | ns   |         |
|                            | $t_{CLAV}$  |                            |           | -20           | 20            |      |         |
|                            | $t_{CLADV}$ | AD[15:0], ECLK             | -         | -20           | 20            | ns   |         |
|                            | $t_{CHADV}$ |                            |           | -20           | 20            |      |         |
| ECLK → RDX /WRX time       | $t_{CHRWL}$ | RDX, WRX, WRLX, WRHX, ECLK | -         | -15           | 15            | ns   |         |
|                            | $t_{CHRWL}$ |                            |           | -15           | 15            |      |         |
|                            | $t_{CLRWH}$ |                            |           | -15           | 15            |      |         |
|                            | $t_{CLRWL}$ |                            |           | -15           | 15            |      |         |

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                                           | Symbol      | Pin                       | Condition                          | Value            |                   | Unit | Remarks             |
|-----------------------------------------------------|-------------|---------------------------|------------------------------------|------------------|-------------------|------|---------------------|
|                                                     |             |                           |                                    | Min              | Max               |      |                     |
| WRX pulse width                                     | $t_{WLWH}$  | WRX, WRXL, WRHX           | -                                  | $t_{CYC} - 8$    | -                 | ns   | w/o cycle extension |
| Valid data output $\Rightarrow$ WRX $\uparrow$ time | $t_{DVWH}$  | WRX, WRLX, WRHX, AD[15:0] | -                                  | $t_{CYC} - 25$   | -                 | ns   | w/o cycle extension |
| WRX $\uparrow \Rightarrow$ Data hold time           | $t_{WHDX}$  | WRX, WRLX, WRHX, AD[15:0] | -                                  | $t_{CYC}/2 - 20$ | -                 | ns   |                     |
| WRX $\uparrow \Rightarrow$ Address valid time       | $t_{WHAX}$  | WRX, WRLX, WRHX, A[23:16] | -                                  | $t_{CYC}/2 - 20$ | -                 | ns   |                     |
| WRX $\uparrow \Rightarrow$ ALE $\uparrow$ time      | $t_{WHLH}$  | WRX, WRLX, WRHX, ALE      | EBM:ACE=1 and EACL:STS=1           | $2t_{CYC} - 15$  | -                 | ns   |                     |
|                                                     |             |                           | other EBM:ACE and EACL:STS setting | $t_{CYC} - 15$   | -                 |      |                     |
| WRX $\downarrow \Rightarrow$ ECLK $\uparrow$ time   | $t_{WLCH}$  | WRX, WRLX, WRHX, ECLK     | -                                  | $t_{CYC}/2 - 15$ | -                 | ns   |                     |
| CSn $\Rightarrow$ WRX time                          | $t_{CSLWL}$ | WRX, WRLX, WRHX, CSn      | EACL:ACE=0                         | -                | $3t_{CYC}/2 - 20$ | ns   |                     |
|                                                     |             |                           | EACL:ACE=1                         | -                | $5t_{CYC}/2 - 20$ |      |                     |
| WRX $\Rightarrow$ CSn time                          | $t_{WHCSH}$ | WRX, WRLX, WRHX, CSn      | -                                  | $t_{CYC}/2 - 20$ | -                 | ns   |                     |



Refer to the Hardware Manual for detailed Timing Charts


#### 14.4.11 Hold Timing

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{O\text{drive}} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                                         | Symbol            | Pin  | Condition | Value          |                | Units | Remarks |
|---------------------------------------------------|-------------------|------|-----------|----------------|----------------|-------|---------|
|                                                   |                   |      |           | Min            | Max            |       |         |
| Pin floating $\Rightarrow$ HAKX $\downarrow$ time | $t_{X\text{HAL}}$ | HAKX | -         | $t_{CYC} - 20$ | $t_{CYC} + 20$ | ns    |         |
| HAKX $\uparrow$ time $\Rightarrow$ Pin valid time | $t_{HAHV}$        | HAKX |           | $t_{CYC} - 20$ | $t_{CYC} + 20$ | ns    |         |

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{O\text{drive}} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

| Parameter                                         | Symbol            | Pin  | Condition | Value          |                | Units | Remarks |
|---------------------------------------------------|-------------------|------|-----------|----------------|----------------|-------|---------|
|                                                   |                   |      |           | Min            | Max            |       |         |
| Pin floating $\Rightarrow$ HAKX $\downarrow$ time | $t_{X\text{HAL}}$ | HAKX | -         | $t_{CYC} - 25$ | $t_{CYC} + 25$ | ns    |         |
| HAKX $\uparrow$ time $\Rightarrow$ Pin valid time | $t_{HAHV}$        | HAKX |           | $t_{CYC} - 25$ | $t_{CYC} + 25$ | ns    |         |



Refer to the Hardware Manual for detailed Timing Charts

## 14.5 Analog Digital Converter

( $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $3.0\text{ V} \leq \text{AVRH} - \text{AVRL}$ ,  $V_{CC} = \text{AV}_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = \text{AV}_{SS} = 0\text{V}$ )

| Parameter                       | Symbol    | Pin                | Value                          |                                |                                | Unit          | Remarks                                                                                                       |
|---------------------------------|-----------|--------------------|--------------------------------|--------------------------------|--------------------------------|---------------|---------------------------------------------------------------------------------------------------------------|
|                                 |           |                    | Min                            | Typ                            | Max                            |               |                                                                                                               |
| Resolution                      | -         | -                  | -                              | -                              | 10                             | bit           |                                                                                                               |
| Total error                     | -         | -                  | -3                             | -                              | +3                             | LSB           |                                                                                                               |
| Nonlinearity error              | -         | -                  | -2.5                           | -                              | +2.5                           | LSB           |                                                                                                               |
| Differential nonlinearity error | -         | -                  | -1.9                           | -                              | +1.9                           | LSB           |                                                                                                               |
| Zero reading voltage            | $V_{OT}$  | ANn                | $\text{AVRL} - 1.5\text{ LSB}$ | $\text{AVRL} + 0.5\text{ LSB}$ | $\text{AVRL} + 2.5\text{ LSB}$ | V             |                                                                                                               |
| Full scale reading voltage      | $V_{FST}$ | ANn                | $\text{AVRH} - 3.5\text{ LSB}$ | $\text{AVRH} - 1.5\text{ LSB}$ | $\text{AVRH} + 0.5\text{ LSB}$ | V             |                                                                                                               |
| Compare time                    | -         | -                  | 1.0                            | -                              | 16,500                         | $\mu\text{s}$ | $4.5\text{V} \leq \text{AV}_{CC} \leq 5.5\text{V}$                                                            |
|                                 |           |                    | 2.0                            | -                              | -                              | $\mu\text{s}$ | $3.0\text{V} \leq \text{AV}_{CC} < 4.5\text{V}$                                                               |
| Sampling time                   | -         | -                  | 0.5                            | -                              | -                              | $\mu\text{s}$ | $4.5\text{V} \leq \text{AV}_{CC} \leq 5.5\text{V}$                                                            |
|                                 |           |                    | 1.2                            | -                              | -                              | $\mu\text{s}$ | $3.0\text{V} \leq \text{AV}_{CC} < 4.5\text{V}$                                                               |
| Analog port input curren        | $I_{AIN}$ | ANn                | -3                             | -                              | +3                             | $\mu\text{A}$ | $\text{AV}_{SS}$ , $\text{AVRL} < V_I < \text{AV}_{CC}$ , $\text{AVRH}$                                       |
| Analog port input curren        | $I_{AIN}$ | ANn                | -1                             | -                              | +1                             | $\mu\text{A}$ | $T_A = 25\text{ }^{\circ}\text{C}$ , $\text{AV}_{SS}$ , $\text{AVRL} < V_I < \text{AV}_{CC}$ , $\text{AVRH}$  |
|                                 |           |                    | -3                             | -                              | +3                             | $\mu\text{A}$ | $T_A = 125\text{ }^{\circ}\text{C}$ , $\text{AV}_{SS}$ , $\text{AVRL} < V_I < \text{AV}_{CC}$ , $\text{AVRH}$ |
| Analog input voltage range      | $V_{AIN}$ | ANn                | AVRL                           | -                              | AVRH                           | V             |                                                                                                               |
| Reference voltage range         | AVRH      | AVRH/<br>AVRL<br>2 | $0.75\text{ AV}_{CC}$          | -                              | $\text{AV}_{CC}$               | V             |                                                                                                               |
|                                 | AVRL      | AVRL               | $\text{AV}_{SS}$               | -                              | $0.25\text{ AV}_{CC}$          | V             |                                                                                                               |
| Power supply current            | $I_A$     | $\text{AV}_{CC}$   | -                              | 2.5                            | 5                              | mA            | A/D Converter active                                                                                          |
|                                 | $I_{AH}$  | $\text{AV}_{CC}$   | -                              | -                              | 5                              | $\mu\text{A}$ | A/D Converter not operated                                                                                    |
| Reference voltage current       | $I_R$     | AVRH/<br>AVRL      | -                              | 0.7                            | 1                              | mA            | A/D Converter active                                                                                          |
|                                 | $I_{RH}$  | AVRH/<br>AVRL      | -                              | -                              | 5                              | $\mu\text{A}$ | A/D Converter not operated                                                                                    |
| Offset between input channels   | -         | ANn                | -                              | -                              | 4                              | LSB           |                                                                                                               |


**Note:** The accuracy gets worse as  $|\text{AVRH} - \text{AVRL}|$  becomes smaller.

## 14.5.2 Notes on A/D Converter Section

■ About the external impedance of the analog input and the sampling time of the A/D converter (with sample and hold circuit):

If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.

Analog input circuit model:



**Reference value:**

C = 8.5 pF (Max)

To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time ( $T_{\text{samp}}$ ) is longer than the minimum value. Usually, this value is set to  $7\tau$ , where  $\tau = RC$ . If the external input resistance ( $R_{\text{ext}}$ ) connected to the analog input is included, the sampling time is expressed as follows:

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 2.6\text{k}\Omega) \times C \text{ for } 4.5 \leq AV_{\text{CC}} \leq 5.5$$

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 12.1\text{k}\Omega) \times C \text{ for } 3.0 \leq AV_{\text{CC}} \leq 4.5$$


If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

■ About the error

The accuracy gets worse as  $|AV_{\text{RH}} - AV_{\text{RL}}|$  becomes smaller.

## 15. Example Characteristics

The diagrams below show the characteristics of one measured sample with typical process parameters.



## 19. Revision History

| Revision | Date       | Modification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|----------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Prelim 1 | 2007-05-07 | Creation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Prelim 2 | 2007-05-10 | External bus hold timing update                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Prelim 3 | 2007-05-23 | Electrical characteristics updates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Prelim 4 | 2007-08-02 | Electrical characteristics updates, Product lineup, changes and ordering information                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| Prelim 5 | 2007-09-12 | Addition of the electrical characteristic examples and the LVD characteristics specifications, updates of the DC characteristics. Pin circuit type drawing modifications.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Prelim 6 | 2007-11-21 | LVD typo correction.<br>Update of the DC characteristics. Typos corrections.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Prelim 7 | 2007-12-04 | Absolute maximum rating asterisks numbering corrected.<br>Typos page 59: Hardware -> Hardware.<br>IO map table regenerated.<br>Typos corrections.<br>IO circuit drawings modified.<br>Renaming of the Main/Satellite Flash into Flash memory A/B.<br>Memory map reworked.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Prelim 8 | 2008-02-04 | <ul style="list-style-type: none"> <li>■ Satellite Flash -&gt; 32kB Data Flash</li> <li>■ MB96345 added (under development)</li> <li>■ MB96F348 TSA/HSA/TWA/HWA removed (outdated devices)</li> <li>■ Block diagram and pin assignment corrected (existing resource pins)</li> <li>■ Pin function table corrected</li> <li>■ I/O circuit type diagrams corrected</li> <li>■ Memory map cleaned up</li> <li>■ "Flash sector configuration" replaced by corrected "User ROM Memory map for Flash devices", "ROM configuration" replaced by "User ROM Memory map for Mask ROM devices"</li> <li>■ Parallel Flash programming pinning removed</li> <li>■ IO map table regenerated:               <ul style="list-style-type: none"> <li>□ Port register: Naming style corrected</li> <li>□ Memory control registers renamed (Main/Sat -&gt; A/B)</li> <li>□ addresses after 000BFFh removed</li> </ul> </li> <li>■ Absolute maximum ratings: Pd and Ta specified more precisely</li> <li>■ oscillator input levels in oscillation mode with external clock added</li> <li>■ Run and Sleep mode currents: 96/48MHz and 72/36MHz settings added</li> <li>■ Run mode current spec in 48/24MHz mode corrected</li> <li>■ Maximum CLKS1/2 frequency for all devices correctly specified</li> <li>■ Maximum CLKP2 for MB96F34xY/R/Axx corrected</li> <li>■ External bus timings: missing conditions added and readability improved</li> <li>■ Alarm comparator spec updated (transition voltages defined)</li> <li>■ MB96V300A removed</li> <li>■ Ordering information updated</li> <li>■ Typos and formatting corrected</li> </ul> |

## 20. Main Changes in this Edition

| Page | Section                                                      | Change Results                                                                                                                                                                                                                                                                                                                           |
|------|--------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 89   | Electrical Characteristics<br>14.5. Analog Digital Converter | Corrected "Value" and "Unit" of Zero reading voltage.<br>(AVRL - 1.5 → AVRL - 1.5 LSB<br>AVRL + 0.5 → AVRL + 0.5 LSB<br>AVRL + 2.5 → AVRL + 2.5 LSB<br>LSB → V)<br>Corrected "Value" and "Unit" of Full scale reading voltage.<br>(AVRH - 3.5 → AVRH - 3.5 LSB<br>AVRH - 1.5 → AVRH - 1.5 LSB<br>AVRH + 0.5 → AVRH + 0.5 LSB<br>LSB → V) |

**NOTE:** Please see "Document History" for later revised information.

## Document History

Spansion Publication Number: **DS07-13802-3E**

| Document Title: MB96345/346, MB96F345, MB96F346/F347/F348, F <sup>2</sup> MC-16FX, MB96340 Series, 16-bit Proprietary Microcontroller Datasheet<br>Document Number: 002-04579 |         |                 |                 |                                                                                                          |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|----------------------------------------------------------------------------------------------------------|
| Revision                                                                                                                                                                      | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                    |
| **                                                                                                                                                                            | —       | AKIH            | 06/17/2009      | Migrated to Cypress and assigned document number 002-04579.<br>No change to document contents or format. |
| *A                                                                                                                                                                            | 5198948 | AKIH            | 04/04/2016      | Updated to Cypress template                                                                              |