



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	56MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, LVR, POR, PWM, WDT
Number of I/O	82
Program Memory Size	544KB (544K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb96f348rsapmcr-gse2">https://www.e-xfl.com/product-detail/infineon-technologies/mb96f348rsapmcr-gse2</a>

## 2. Block Diagram

**Figure 1. Block diagram of MB96(F)34x**



**Table 1: Pin Function description**

Pin name	Feature	Description
RDY	External bus	External bus interface external wait state request input
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCKn_R	USART	Relocated USART n serial clock input/output
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output
SINn	USART	USART n serial data input
SINn_R	USART	Relocated USART n serial data input
SOTn	USART	USART n serial data output
SOTn_R	USART	Relocated USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
UBX	External bus	External Bus Interface Upper Byte select strobe output
V <sub>CC</sub>	Supply	Power supply
V <sub>SS</sub>	Supply	Power supply
WOT	RTC	Real Timer clock output
WRHX	External bus	External bus High byte write strobe output
WRLX/WRX	External bus	External bus Low byte / Word write strobe output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

## 5. Pin Circuit Type




**Table 2: Pin circuit types**



FPT-100P-M20		FPT-100P-M22	
Pin no.	Circuit type <sup>[1]</sup>	Pin no.	Circuit type <sup>[1]</sup>
1-10	H	1-12	H
11,12	B <sup>[2]</sup>	13, 14	B <sup>[2]</sup>
11,12	H <sup>[3]</sup>	13, 14	H <sup>[3]</sup>
13,14	Supply	15,16	Supply
15	F	17	F
16,17	H	18,19	H
18-21	N	20-23	N
22-29	I	24-31	I
30	Supply	32	Supply
31-32	G	33-34	G
33	Supply	35	Supply
34 to 41	I	36 to 43	I
42	Supply	44	Supply
43 to 48	I	45 to 50	I
49 to 51	C	51 to 53	C
52	E	54	E
53 to 54	I	55 to 56	I
55 to 62	H	57 to 64	H
63, 64	Supply	65, 66	Supply
65 to 87	H	67 to 89	H
88,89	Supply	90, 91	Supply
90, 91	A	92, 93	A
92-100	H	94 to 100	H

[1]: Please refer to “[I/O Circuit Type](#)” for details on the I/O circuit types

[2]: Devices with suffix “W”

[3]: Devices without suffix “W”

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>■ Power supply input protection circuit</li> </ul>
G		<ul style="list-style-type: none"> <li>■ A/D converter ref+ (AVRH/AVRH2) power supply input pin with protection circuit</li> <li>■ Flash devices do not have a protection circuit against VCC for pins AVRH/AVRH2</li> <li>■ Devices without AVRH reference switch do not have an analog switch for the AVRL pin</li> </ul>
H		<ul style="list-style-type: none"> <li>■ CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>■ 2 different CMOS hysteresis inputs with input shutdown function *</li> <li>■ Automotive input with input shutdown function</li> <li>■ TTL input with input shutdown function *</li> <li>■ Programmable pull-up resistor: 50k<math>\Omega</math> approx.</li> </ul> <p>*MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>

Type	Circuit	Remarks
I	 <p>Pull-up control</p> <p>Pout</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Hysteresis input</p> <p>Hysteresis input</p> <p>Automotive input</p> <p>TTL input</p> <p>Analog input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li> <li>■ 2 different CMOS hysteresis inputs with input shutdown function *</li> <li>■ Automotive input with input shutdown function</li> <li>■ TTL input with input shutdown function *</li> <li>■ Programmable pull-up resistor: 50k<math>\Omega</math> approx.</li> <li>■ Analog input</li> </ul> <p>*MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>
N	 <p>pull-up control</p> <p>Pout</p> <p>Nout</p> <p>R</p> <p>Standby control for input shutdown</p> <p>Hysteresis input</p> <p>Hysteresis input</p> <p>Automotive input</p> <p>TTL input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</li> <li>■ 2 different CMOS hysteresis inputs with input shutdown function *</li> <li>■ Automotive input with input shutdown function</li> <li>■ TTL input with input shutdown function *</li> <li>■ Programmable pull-up resistor: 50k<math>\Omega</math> approx.</li> </ul> <p>*MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>

## 8. User ROM Memory Map For Flash Devices

MB96F345D MB96F345F					
Alternative mode CPU address	Flash memory mode address	Flash size 160kByte +64KByte Data Flash			
FF:FFFF <sub>H</sub> FF:0000 <sub>H</sub>	3F:FFFF <sub>H</sub> 3F:0000 <sub>H</sub>	S39 - 64K	Flash A		
FE:FFFF <sub>H</sub> FE:0000 <sub>H</sub>	3E:FFFF <sub>H</sub> 3E:0000 <sub>H</sub>	S38 - 64K			
FD:FFFF <sub>H</sub> FD:0000 <sub>H</sub>	3D:FFFF <sub>H</sub> 3D:0000 <sub>H</sub>	External bus			
FC:FFFF <sub>H</sub> FC:0000 <sub>H</sub>	3C:FFFF <sub>H</sub> 3C:0000 <sub>H</sub>				
FB:FFFF <sub>H</sub> FB:0000 <sub>H</sub>	3B:FFFF <sub>H</sub> 3B:0000 <sub>H</sub>				
FA:FFFF <sub>H</sub> FA:0000 <sub>H</sub>	3A:FFFF <sub>H</sub> 3A:0000 <sub>H</sub>				
F9:FFFF <sub>H</sub> F9:0000 <sub>H</sub>	39:FFFF <sub>H</sub> 39:0000 <sub>H</sub>				
F8:FFFF <sub>H</sub> F8:0000 <sub>H</sub>	38:FFFF <sub>H</sub> 38:0000 <sub>H</sub>				
F7:FFFF <sub>H</sub> F7:0000 <sub>H</sub>	37:FFFF <sub>H</sub> 37:0000 <sub>H</sub>				
F6:FFFF <sub>H</sub> F6:0000 <sub>H</sub>	36:FFFF <sub>H</sub> 36:0000 <sub>H</sub>				
F5:FFFF <sub>H</sub> F5:0000 <sub>H</sub>	35:FFFF <sub>H</sub> 35:0000 <sub>H</sub>				
F4:FFFF <sub>H</sub> F4:0000 <sub>H</sub>	34:FFFF <sub>H</sub> 34:0000 <sub>H</sub>				
F3:FFFF <sub>H</sub> F3:0000 <sub>H</sub>	33:FFFF <sub>H</sub> 33:0000 <sub>H</sub>				
F2:FFFF <sub>H</sub> F2:0000 <sub>H</sub>	32:FFFF <sub>H</sub> 32:0000 <sub>H</sub>				
F1:FFFF <sub>H</sub> F1:0000 <sub>H</sub>	31:FFFF <sub>H</sub> 31:0000 <sub>H</sub>				
F0:FFFF <sub>H</sub> F0:0000 <sub>H</sub>	30:FFFF <sub>H</sub> 30:0000 <sub>H</sub>				
E0:FFFF <sub>H</sub> E0:0000 <sub>H</sub>					
DF:FFFF <sub>H</sub> DF:8000 <sub>H</sub>				Reserved	
DF:7FFF <sub>H</sub> DF:6000 <sub>H</sub>	1F:7FFF <sub>H</sub> 1F:6000 <sub>H</sub>			SA3 - 8K	Flash A
DF:5FFF <sub>H</sub> DF:4000 <sub>H</sub>	1F:5FFF <sub>H</sub> 1F:4000 <sub>H</sub>			SA2 - 8K	
DF:3FFF <sub>H</sub> DF:2000 <sub>H</sub>	1F:3FFF <sub>H</sub> 1F:2000 <sub>H</sub>			SA1 - 8K	
DF:1FFF <sub>H</sub> DF:0000 <sub>H</sub>	1F:1FFF <sub>H</sub> 1F:0000 <sub>H</sub>			SA0 - 8K <sup>[1]</sup>	
DE:FFFF <sub>H</sub> DE:0000 <sub>H</sub>				Reserved	
0E:FFFF <sub>H</sub> 0E:FF00 <sub>H</sub>	(0E:FFFF <sub>H</sub> ) (0E:FF00 <sub>H</sub> )			SDA0-256 <sup>[2]</sup>	Data Flash A
0E:FEFF <sub>H</sub> 0E:0000 <sub>H</sub>				Reserved	
0D:FFFF <sub>H</sub> 0D:C000 <sub>H</sub>	(0F:FFFF <sub>H</sub> ) (0F:C000 <sub>H</sub> )	SDA4-16K	Data Flash A		
0D:BFFF <sub>H</sub> 0D:8000 <sub>H</sub>	(0F:BFFF <sub>H</sub> ) (0F:8000 <sub>H</sub> )	SDA3-16K			
0D:7FFF <sub>H</sub> 0D:4000 <sub>H</sub>	(0F:7FFF <sub>H</sub> ) (0F:4000 <sub>H</sub> )	SDA2-16K			
0D:3FFF <sub>H</sub> 0D:0000 <sub>H</sub>	(0F:3FFF <sub>H</sub> ) (0F:0000 <sub>H</sub> )	SDA1-16K			
0C:FFFF <sub>H</sub> 0C:0000 <sub>H</sub>		Reserved			

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

[2]: Sector SDA0 contains the ROM Configuration Block RCBD A at CPU address DE:FF00<sub>H</sub> - DE:FF2F<sub>H</sub>

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000<sub>H</sub> - DF:007F<sub>H</sub>

[2]: Sector SDA0 contains the ROM Configuration Block RCBDA at CPU address DE:FF00<sub>H</sub> - DE:FF2F<sub>H</sub>

**Table 4: I/O map MB96(F)34x**

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000081 <sub>H</sub>	PPG1 - Timer register			R
000082 <sub>H</sub>	PPG1 - Period setting register		PCSR1	W
000083 <sub>H</sub>	PPG1 - Period setting register			W
000084 <sub>H</sub>	PPG1 - Duty cycle register		PDUT1	W
000085 <sub>H</sub>	PPG1 - Duty cycle register			W
000086 <sub>H</sub>	PPG1 - Control status register Low	PCNL1	PCN1	R/W
000087 <sub>H</sub>	PPG1 - Control status register High	PCNH1		R/W
000088 <sub>H</sub>	PPG2 - Timer register		PTMR2	R
000089 <sub>H</sub>	PPG2 - Timer register			R
00008A <sub>H</sub>	PPG2 - Period setting register		PCSR2	W
00008B <sub>H</sub>	PPG2 - Period setting register			W
00008C <sub>H</sub>	PPG2 - Duty cycle register		PDUT2	W
00008D <sub>H</sub>	PPG2 - Duty cycle register			W
00008E <sub>H</sub>	PPG2 - Control status register Low	PCNL2	PCN2	R/W
00008F <sub>H</sub>	PPG2 - Control status register High	PCNH2		R/W
000090 <sub>H</sub>	PPG3 - Timer register		PTMR3	R
000091 <sub>H</sub>	PPG3 - Timer register			R
000092 <sub>H</sub>	PPG3 - Period setting register		PCSR3	W
000093 <sub>H</sub>	PPG3 - Period setting register			W
000094 <sub>H</sub>	PPG3 - Duty cycle register		PDUT3	W
000095 <sub>H</sub>	PPG3 - Duty cycle register			W
000096 <sub>H</sub>	PPG3 - Control status register Low	PCNL3	PCN3	R/W
000097 <sub>H</sub>	PPG3 - Control status register High	PCNH3		R/W
000098 <sub>H</sub>	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	R/W
000099 <sub>H</sub>	PPG7-PPG4 - General Control register 1 High	GCN1H1		R/W
00009A <sub>H</sub>	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	R/W
00009B <sub>H</sub>	PPG7-PPG4 - General Control register 2 High	GCN2H1		R/W
00009C <sub>H</sub>	PPG4 - Timer register		PTMR4	R
00009D <sub>H</sub>	PPG4 - Timer register			R
00009E <sub>H</sub>	PPG4 - Period setting register		PCSR4	W
00009F <sub>H</sub>	PPG4 - Period setting register			W
0000A0 <sub>H</sub>	PPG4 - Duty cycle register		PDUT4	W



**Table 4: I/O map MB96(F)34x**

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0000A1 <sub>H</sub>	PPG4 - Duty cycle register			W
0000A2 <sub>H</sub>	PPG4 - Control status register Low	PCNL4	PCN4	R/W
0000A3 <sub>H</sub>	PPG4 - Control status register High	PCNH4		R/W
0000A4 <sub>H</sub>	PPG5 - Timer register		PTMR5	R
0000A5 <sub>H</sub>	PPG5 - Timer register			R
0000A6 <sub>H</sub>	PPG5 - Period setting register		PCSR5	W
0000A7 <sub>H</sub>	PPG5 - Period setting register			W
0000A8 <sub>H</sub>	PPG5 - Duty cycle register		PDUT5	W
0000A9 <sub>H</sub>	PPG5 - Duty cycle register			W
0000AA <sub>H</sub>	PPG5 - Control status register Low	PCNL5	PCN5	R/W
0000AB <sub>H</sub>	PPG5 - Control status register High	PCNH5		R/W
0000AC <sub>H</sub>	I2C0 - Bus Status Register	IBSR0		R
0000AD <sub>H</sub>	I2C0 - Bus Control Register	IBCR0		R/W
0000AE <sub>H</sub>	I2C0 - Ten bit Slave address Register Low	ITBAL0	ITBA0	R/W
0000AF <sub>H</sub>	I2C0 - Ten bit Slave address Register High	ITBAH0		R/W
0000B0 <sub>H</sub>	I2C0 - Ten bit Address mask Register Low	ITMKL0	ITMK0	R/W
0000B1 <sub>H</sub>	I2C0 - Ten bit Address mask Register High	ITMKH0		R/W
0000B2 <sub>H</sub>	I2C0 - Seven bit Slave address Register	ISBA0		R/W
0000B3 <sub>H</sub>	I2C0 - Seven bit Address mask Register	ISMK0		R/W
0000B4 <sub>H</sub>	I2C0 - Data Register	IDAR0		R/W
0000B5 <sub>H</sub>	I2C0 - Clock Control Register	ICCR0		R/W
0000B6 <sub>H</sub>	I2C1 - Bus Status Register	IBSR1		R
0000B7 <sub>H</sub>	I2C1 - Bus Control Register	IBCR1		R/W
0000B8 <sub>H</sub>	I2C1 - Ten bit Slave address Register Low	ITBAL1	ITBA1	R/W
0000B9 <sub>H</sub>	I2C1 - Ten bit Slave address Register High	ITBAH1		R/W
0000BA <sub>H</sub>	I2C1 - Ten bit Address mask Register Low	ITMKL1	ITMK1	R/W
0000BB <sub>H</sub>	I2C1 - Ten bit Address mask Register High	ITMKH1		R/W
0000BC <sub>H</sub>	I2C1 - Seven bit Slave address Register	ISBA1		R/W
0000BD <sub>H</sub>	I2C1 - Seven bit Address mask Register	ISMK1		R/W
0000BE <sub>H</sub>	I2C1 - Data Register	IDAR1		R/W
0000BF <sub>H</sub>	I2C1 - Clock Control Register	ICCR1		R/W
0000C0 <sub>H</sub>	USART0 - Serial Mode Register	SMR0		R/W

**Table 4: I/O map MB96(F)34x**

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000715 <sub>H</sub>	CAN0 - IF1 Mask 1 Register High	IF1MSK1H0		R/W
000716 <sub>H</sub>	CAN0 - IF1 Mask 2 Register Low	IF1MSK2L0	IF1MSK20	R/W
000717 <sub>H</sub>	CAN0 - IF1 Mask 2 Register High	IF1MSK2H0		R/W
000718 <sub>H</sub>	CAN0 - IF1 Arbitration 1 Register Low	IF1ARB1L0	IF1ARB10	R/W
000719 <sub>H</sub>	CAN0 - IF1 Arbitration 1 Register High	IF1ARB1H0		R/W
00071A <sub>H</sub>	CAN0 - IF1 Arbitration 2 Register Low	IF1ARB2L0	IF1ARB20	R/W
00071B <sub>H</sub>	CAN0 - IF1 Arbitration 2 Register High	IF1ARB2H0		R/W
00071C <sub>H</sub>	CAN0 - IF1 Message Control Register Low	IF1MCTRL0	IF1MCTR0	R/W
00071D <sub>H</sub>	CAN0 - IF1 Message Control Register High	IF1MCTRH0		R/W
00071E <sub>H</sub>	CAN0 - IF1 Data A1 Low	IF1DTA1L0	IF1DTA10	R/W
00071F <sub>H</sub>	CAN0 - IF1 Data A1 High	IF1DTA1H0		R/W
000720 <sub>H</sub>	CAN0 - IF1 Data A2 Low	IF1DTA2L0	IF1DTA20	R/W
000721 <sub>H</sub>	CAN0 - IF1 Data A2 High	IF1DTA2H0		R/W
000722 <sub>H</sub>	CAN0 - IF1 Data B1 Low	IF1DTB1L0	IF1DTB10	R/W
000723 <sub>H</sub>	CAN0 - IF1 Data B1 High	IF1DTB1H0		R/W
000724 <sub>H</sub>	CAN0 - IF1 Data B2 Low	IF1DTB2L0	IF1DTB20	R/W
000725 <sub>H</sub>	CAN0 - IF1 Data B2 High	IF1DTB2H0		R/W
000726 <sub>H</sub> -00073F <sub>H</sub>	Reserved			-
000740 <sub>H</sub>	CAN0 - IF2 Command request register Low	IF2CREQL0	IF2CREQ0	R/W
000741 <sub>H</sub>	CAN0 - IF2 Command request register High	IF2CREQH0		R/W
000742 <sub>H</sub>	CAN0 - IF2 Command Mask register Low	IF2CMSKL0	IF2CMSK0	R/W
000743 <sub>H</sub>	CAN0 - IF2 Command Mask register High (reserved)	IF2CMSKH0		R
000744 <sub>H</sub>	CAN0 - IF2 Mask 1 Register Low	IF2MSK1L0	IF2MSK10	R/W
000745 <sub>H</sub>	CAN0 - IF2 Mask 1 Register High	IF2MSK1H0		R/W
000746 <sub>H</sub>	CAN0 - IF2 Mask 2 Register Low	IF2MSK2L0	IF2MSK20	R/W
000747 <sub>H</sub>	CAN0 - IF2 Mask 2 Register High	IF2MSK2H0		R/W
000748 <sub>H</sub>	CAN0 - IF2 Arbitration 1 Register Low	IF2ARB1L0	IF2ARB10	R/W
000749 <sub>H</sub>	CAN0 - IF2 Arbitration 1 Register High	IF2ARB1H0		R/W
00074A <sub>H</sub>	CAN0 - IF2 Arbitration 2 Register Low	IF2ARB2L0	IF2ARB20	R/W
00074B <sub>H</sub>	CAN0 - IF2 Arbitration 2 Register High	IF2ARB2H0		R/W
00074C <sub>H</sub>	CAN0 - IF2 Message Control Register Low	IF2MCTRL0	IF2MCTR0	R/W
00074D <sub>H</sub>	CAN0 - IF2 Message Control Register High	IF2MCTRH0		R/W

## 13. Handling Devices

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins ( $V_{CC}/V_{SS}$ )
- Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- Serial communication
- Handling of Data Flash

### 13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pins and  $V_{SS}$  pins.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage ( $AV_{CC}$ ,  $AVRH$ ) exceed the digital power-supply voltage.

### 13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register  $PIER = 0$ ).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k $\Omega$ .


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

### 13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See [AC Characteristics](#) for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


### 13.3.1 Single phase external clock

- When using a single phase external clock, X0 pin must be driven and X1 pin left open.



### 13.3.2 Opposite phase external clock

- When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



### 13.4 Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

### 13.5 Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

### 13.6 Power supply pins ( $V_{CC}/V_{SS}$ )

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

$V_{CC}$  and  $V_{SS}$  must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  as close as possible to  $V_{CC}$  and  $V_{SS}$  pins.

### **13.7 Crystal oscillator and ceramic resonator circuit**

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

### **13.8 Turn on sequence of power supply to A/D converter and analog inputs**

It is required to turn the A/D converter power supply ( $AV_{CC}$ ,  $AVRH$ ,  $AVRL$ ) and analog inputs ( $ANn$ ) on after turning the digital power supply ( $V_{CC}$ ) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed  $AVRH$  or  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

### **13.9 Pin handling when not using the A/D converter**

It is required to connect the unused pins of the A/D converter as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = AVRL = V_{SS}$ .

### **13.10 Notes on Power-on**

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 $\mu$ s from 0.2 V to 2.7 V.

### **13.11 Stabilization of power supply voltage**

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes 0.1V/ $\mu$ s or less in instantaneous fluctuation for power supply switching.

### **13.12 Serial communication**

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

### **13.13 Handling of Data Flash**

The Data Flash requires different and additional control signals for parallel programming. Please check with your programming equipment maker for support of this interface.

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Permitted Power dissipation (Mask ROM devices) <sup>[4]</sup>	$P_D$	-	350	mW	$T_A=105^{\circ}\text{C}$
		-	360	mW	$T_A=125^{\circ}\text{C}$ <sup>[6]</sup>
Operating ambient temperature	$T_A$	0	+70	$^{\circ}\text{C}$	MB96V300B
		-40	+105		
		-40	+125		<sup>[6]</sup>
Storage temperature	$T_{STG}$	-55	+150	$^{\circ}\text{C}$	


[1]:  $AV_{CC}$  and  $V_{CC}$  must be set to the same voltage. It is required that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  neither when the power is switched on.

[2]:  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3\text{ V}$ .  $V_I$  should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating. Input/output voltages of standard ports depend on  $V_{CC}$ .

[3]:

- Applicable to all general purpose I/O pins (Pnn\_m)
- Use within recommended operating conditions.
- Use at DC voltage (current)
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).

## Sample recommended circuits:



( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition (at $T_A$ )		Value			Remarks
				Typ	Max	Unit	
Power supply current in Timer modes <sup>[1]</sup>	$I_{CCTPLL}$	PLL Timer mode with CLKMC = 4MHz, CLKPLL = 48MHz (CLKRC and CLKSC stopped. Core voltage at 1.9V)	+25°C	1.6	2	mA	Flash devices
			+125°C	2.1	5		
			+25°C	1.6	2	mA	MB96345/346
			+125°C	2.1	4		
	$I_{CCTMAIN}$	Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+25°C	0.35	0.5	mA	MB96F346/F347/F348
			+125°C	0.85	3.3		
			+25°C	0.13	0.2	mA	MB96F345
			+125°C	0.63	3		
			+25°C	0.35	0.5	mA	MB96345/346
			+125°C	0.85	2.3		
		Main Timer mode with CLKMC = 4MHz, SMCR:LPMSS = 1 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+25°C	0.1	0.15	mA	Flash devices
			+125°C	0.6	2.9		
			+25°C	0.1	0.15		MB96345/346
			+125°C	0.6	1.9		
		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+25°C	0.35	0.5	mA	MB96F346/F347/F348
			+125°C	0.85	3.3		
			+25°C	0.13	0.2	mA	MB96F345
			+125°C	0.63	3		
			+25°C	0.35	0.5	mA	MB96345/346
			+125°C	0.85	2.3		
		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 1 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+25°C	0.1	0.15	mA	Flash devices
			+125°C	0.6	2.9		
			+25°C	0.1	0.15	mA	MB96345/346
			+125°C	0.6	1.9		

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition (at $T_A$ )		Value			Remarks
				Typ	Max	Unit	
Power supply current for active Clock modulator	$I_{CCLOMO}$	Clock modulator enabled (CMCR:PDX = 1)	-	3	4.5	mA	Must be added to all current above
Flash Write/Erase current	$I_{CCFLASH}$	Current for one Flash module	-	15	40	mA	Must be added to all current above
	$I_{CCDFLASH}$	Current for one Data Flash module		10	20	mA	Must be added to all current above
Input capacitance	$C_{IN}$	-	-	5	15	pF	Other than C, $AV_{CC}$ , $AV_{SS}$ , AVRH, AVRL, $V_{CC}$ , $V_{SS}$


[1]: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control.



### 14.4.8 Bus Timing (Read)

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{Odrive} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	EACL:STS=0 and EACL:ACE=0	$t_{CYC}/2 - 5$	-	ns	
			EACL:STS=1	$t_{CYC} - 5$	-		
			EACL:STS=0 and EACL:ACE=1	$3t_{CYC}/2 - 5$	-		
Valid address $\Rightarrow$ ALE $\downarrow$ time	$t_{AVLL}$	ALE, A[23:16],	EACL:STS=0 and EACL:ACE=0	$t_{CYC} - 15$	-	ns	
			EACL:STS=1 and EACL:ACE=0	$3t_{CYC}/2 - 15$	-		
			EACL:STS=0 and EACL:ACE=1	$2t_{CYC} - 15$	-		
			EACL:STS=1 and EACL:ACE=1	$5t_{CYC}/2 - 15$	-		
	$t_{ADVLL}$	ALE,AD[15:0]	EACL:STS=0 and EACL:ACE=0	$t_{CYC}/2 - 15$	-	ns	
			EACL:STS=1 and EACL:ACE=0	$t_{CYC} - 15$	-		
			EACL:STS=0 and EACL:ACE=1	$3t_{CYC}/2 - 15$	-		
			EACL:STS=1 and EACL:ACE=1	$2t_{CYC} - 15$	-		
ALE $\downarrow \Rightarrow$ Address valid time	$t_{LLAX}$	ALE, AD[15:0]	EACL:STS=0	$t_{CYC}/2 - 15$	-	ns	
			EACL:STS=1	-15	-		
Valid address $\Rightarrow$ RDX $\downarrow$ time	$t_{AVRL}$	RDX, A[23:16]	EACL:ACE=0	$3t_{CYC}/2 - 15$	-	ns	
			EACL:ACE=1	$5t_{CYC}/2 - 15$	-		
	$t_{ADVRL}$	RDX, AD[15:0]	EACL:ACE=0	$t_{CYC} - 15$	-	ns	
			EACL:ACE=1	$2t_{CYC} - 15$	-		
Valid address $\Rightarrow$ Valid data input	$t_{AVDV}$	A[23:16], AD[15:0]	EACL:ACE=0	-	$3t_{CYC} - 55$	ns	w/o cycle extension
			EACL:ACE=1	-	$4t_{CYC} - 55$		
	$t_{ADV DV}$	AD[15:0]	EACL:ACE=0	-	$5t_{CYC}/2 - 55$	ns	w/o cycle extension
			EACL:ACE=1	-	$7t_{CYC}/2 - 55$		
RDX pulse width	$t_{RLRH}$	RDX	-	$3 t_{CYC}/2 - 5$	-	ns	w/o cycle extension
RDX $\downarrow \Rightarrow$ Valid data input	$t_{RLDV}$	RDX, AD[15:0]	-	-	$3 t_{CYC}/2 - 50$	ns	w/o cycle extension
RDX $\uparrow \Rightarrow$ Data hold time	$t_{RHDX}$	RDX, AD[15:0]	-	0	-	ns	
Address valid $\Rightarrow$ Data hold time	$t_{AXDX}$	A[23:16], AD[15:0]	-	0	-	ns	



Refer to the Hardware Manual for detailed Timing Charts


#### 14.4.11 Hold Timing

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{O\text{drive}} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min	Max		
Pin floating $\Rightarrow$ HAKX $\downarrow$ time	$t_{X\text{HAL}}$	HAKX	-	$t_{\text{CYC}} - 20$	$t_{\text{CYC}} + 20$	ns	
HAKX $\uparrow$ time $\Rightarrow$ Pin valid time	$t_{\text{HAHV}}$	HAKX		$t_{\text{CYC}} - 20$	$t_{\text{CYC}} + 20$	ns	


( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 3.0$  to  $4.5\text{V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $I_{O\text{drive}} = 5\text{mA}$ ,  $C_L = 50\text{pF}$ )


Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min	Max		
Pin floating $\Rightarrow$ HAKX $\downarrow$ time	$t_{X\text{HAL}}$	HAKX	-	$t_{\text{CYC}} - 25$	$t_{\text{CYC}} + 25$	ns	
HAKX $\uparrow$ time $\Rightarrow$ Pin valid time	$t_{\text{HAHV}}$	HAKX		$t_{\text{CYC}} - 25$	$t_{\text{CYC}} + 25$	ns	



Refer to the Hardware Manual for detailed Timing Charts

## 16. Package Dimension MB96(F)34x LQFP 100P

<p>100-pin plastic LQFP</p>  <p>(FPT-100P-M20)</p>	Lead pitch	0.50 mm
	Package width × package length	14.0 mm × 14.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Weight	0.65 g
	Code (Reference)	P-LFQFP100-14×14-0.50



## 18.2 MCU without CAN Controller

Part number	Flash/ROM	Subclock	Package
MB96F346ASB PQC-GSE2	Flash A (288KB)	No	100 pin Plastic QFP (FPT-100P-M22)
MB96F346AWB PQC-GSE2		Yes	
MB96F346ASB PMC-GSE2		No	100 pin Plastic LQFP (FPT-100P-M20)
MB96F346AWB PMC-GSE2		Yes	
MB96F347ASB PQC-GSE2	Flash A (416KB)	No	100 pin Plastic QFP (FPT-100P-M22)
MB96F347AWB PQC-GSE2		Yes	
MB96F347ASB PMC-GSE2		No	100 pin Plastic LQFP (FPT-100P-M20)
MB96F347AWB PMC-GSE2		Yes	
MB96F348ASB PQC-GSE2	Flash A (544KB)	No	100 pin Plastic QFP (FPT-100P-M22)
MB96F348AWB PQC-GSE2		Yes	
MB96F348ASB PMC-GSE2		No	100 pin Plastic LQFP (FPT-100P-M20)
MB96F348AWB PMC-GSE2		Yes	
MB96F348CSC PQC-GSE2	Flash A (544KB) Flash B (32KB)	No	100 pin Plastic QFP (FPT-100P-M22)
MB96F348CWC PQC-GSE2		Yes	
MB96F348CSC PMC-GSE2		No	100 pin Plastic LQFP (FPT-100P-M20)
MB96F348CWC PMC-GSE2		Yes	

[1]: These devices are under development and specification is preliminary. These products under development may change its specification without notice.

**This datasheet is also valid for the following outdated devices:**

MB96F346YSA, MB96F346RSA, MB96F346YWA, MB96F346RWA,  
 MB96F347YSA, MB96F347RSA, MB96F347YWA, MB96F347RWA,  
 MB96F348YSA, MB96F348RSA, MB96F348YWA, MB96F348RWA,  
 MB96F348TSB, MB96F348HSB, MB96F348TWB, MB96F348HWB,  
 MB96F346ASA, MB96F346AWA,  
 MB96F347ASA, MB96F347AWA,  
 MB96F348ASA, MB96F348AWA,  
 MB96F348CSB, MB96F348CWB

Revision	Date	Modification
9	2009-01-09	<ul style="list-style-type: none"> <li>■ Format adjusted to official Cypress datasheet standard (mainly style changes and official notes and disclaimer added)</li> <li>■ Numbering of Electrical Characteristics subchapters automated</li> <li>■ Note about devices under development modified</li> <li>■ I/O map: Note added about reserved addresses</li> <li>■ ICCSPLL for CLKS1=96MHz mode: increased by 1mA</li> <li>■ Serial programming interface: Note about handshaking pins improved</li> <li>■ specified AD converter channel offset to 4LSB</li> <li>■ package code of MB96V300 corrected in ordering information</li> <li>■ Added voltage condition to pull-up resistance spec</li> <li>■ Lineup: Term "Data Flash" replaced by "independent 32KB Flash"</li> <li>■ Ordering information: column "Independent 32KB Data Flash" replaced by new column "Flash/ROM", column "Remarks" removed</li> <li>■ Official package dimension drawing with additional notes added</li> <li>■ Empty pages removed</li> <li>■ Alarm comparator: Power supply current max values increased, comparison time reduced, mode transition time and power-up stabilization time newly added</li> <li>■ Handling devices: Notes added about Serial communication and about using ceramic resonators.</li> <li>■ Feature list and AC Characteristics: 16MHz maximum frequency is valid for crystal oscillators. For resonators, maximum frequency depends on Q-factor</li> <li>■ AC characteristics: PLL phase skew spec added, CLKVCO min=64MHz</li> <li>■ VOL3 spec improved: spec valid for 3mA load for full Vcc range</li> <li>■ MB96F345 added</li> <li>■ Preliminary DC spec of MB96345/346 added</li> <li>■ Permitted power dissipation of Flash devices in QFP package improved</li> <li>■ C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted</li> <li>■ "Preliminary" watermark removed</li> </ul>
10	To be released	<ul style="list-style-type: none"> <li>■ I/O map: IOABK0-5 added at address 000A00H-000A05H</li> <li>■ Ordering Information: Suffix "A" added to all MB96F345 device versions</li> <li>■ AD converter <math>I_{AIN}</math> spec improved: 1uA valid up to 105deg, 1.2uA above 105deg</li> </ul>