



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 368 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 11x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f726t-i-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Table of Contents

| Device Overview | |
|--|-----|
| Memory Organization | |
| Resets | |
| Interrupts | |
| Low Dropout (LDO) Voltage Regulator | |
| I/O Ports | |
| Oscillator Module | |
| Device Configuration | |
| Analog-to-Digital Converter (ADC) Module | |
| Fixed Voltage Reference | |
| Timer0 Module | |
| Timer1 Module with Gate Control | |
| Timer2 Module | |
| Capacitive Sensing Module | |
| Capture/Compare/PWM (CCP) Module | |
| Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) | |
| SSP Module Overview | 159 |
| Program Memory Read | |
| Power-Down Mode (Sleep) | |
| In-Circuit Serial Programming [™] (ICSP [™]) | |
| Instruction Set Summary | |
| Development Support | |
| Electrical Specifications | |
| DC and AC Characteristics Graphs and Charts | |
| Packaging Information | |
| Appendix A: Data Sheet Revision History | |
| Appendix B: Migrating From Other PIC® Devices | |
| The Microchip Website | |
| Customer Change Notification Service | |
| Customer Support | |
| Product Identification System | 279 |

FIGURE 2-3:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16F726/LF726 AND PIC16F727/LF727



2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). Bits RP0 and RP1 are bank select bits.

| <u>RP1</u> | <u>RP0</u> |
|------------|------------|
| | |

| 0 | 0 | \rightarrow | Bank 0 is selected |
|---|---|---------------|--------------------|
| 0 | 1 | \rightarrow | Bank 1 is selected |
| 1 | 0 | \rightarrow | Bank 2 is selected |
| 1 | 1 | \rightarrow | Bank 3 is selected |
| | | | |

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank are mirrored in another bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 bits in the PIC16F722/LF722, 192 x 8 bits in the PIC16F723/LF723 and PIC16F724/LF724, and 368 x 8 bits in the PIC16F726/LF726 and PIC16F727/LF727. Each register is accessed either directly or indirectly through the File Select Register (FSR), (Refer to **Section 2.5** "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (refer to Table 2-1). These registers are static RAM.

The Special Function Registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

3.0 RESETS

The PIC16(L)F722/3/4/6/7 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset (POR)
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 3-3. These bits are used in software to determine the nature of the Reset.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 23.0** "**Electrical Specifications**" for pulse-width specifications.

FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



4.5.4 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 4-4.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------|-------|------|------|-------|--------|--------|--------|
| TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| | 1 - Timer1 Gate is inactive |
|-------|---|
| | 0 = Timer1 Gate is active |
| bit 6 | ADIF: A/D Converter Interrupt Flag bit |
| | 1 = A/D conversion complete (must be cleared in software) 0 = A/D conversion has not completed or has not been started |
| bit 5 | RCIF: USART Receive Interrupt Flag bit |
| | 1 = The USART receive buffer is full (cleared by reading RCREG)0 = The USART receive buffer is not full |
| bit 4 | TXIF: USART Transmit Interrupt Flag bit |
| | 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full |
| bit 3 | SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit |
| | 1 = The Transmission/Reception is complete (must be cleared in software)0 = Waiting to Transmit/Receive |
| bit 2 | CCP1IF: CCP1 Interrupt Flag bit |
| | Capture mode: |
| | 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred |
| | Compare mode: |
| | 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred |
| | <u>PWM mode</u> : Unused in this mode |
| bit 1 | TMR2IF: Timer2 to PR2 Interrupt Flag bit |
| | 1 = A Timer2 to PR2 match occurred (must be cleared in software)0 = No Timer2 to PR2 match occurred |
| bit 0 | TMR1IF: Timer1 Overflow Interrupt Flag bit |
| | 1 = The TMR1 register overflowed (must be cleared in software) 0 = The TMR1 register did not overflow |



7.6.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 7-5 shows the external RC mode connections.



In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets ⁽¹⁾ |
|------------------------|-------|-------|-------|-------|-------|-------|-------|-------|----------------------|--|
| CONFIG1 ⁽¹⁾ | _ | CP | MCLRE | PWRTE | WDTE | FOSC2 | FOSC1 | FOSC0 | _ | _ |
| OSCCON | — | — | IRCF1 | IRCF0 | ICSL | ICSS | — | _ | 10 qq | 10 qq |
| OSCTUNE | — | — | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 | 00 0000 | uu uuuu |

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by clock sources.**Note 1:**See Configuration Word 1 (Register 8-1) for operation of all bits.

12.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- Dedicated LP oscillator circuit
- Synchronous or asynchronous operation
- Multiple Timer1 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP)

- Gate Single-pulse mode
 - Gate Value StatusGate Event Interrupt

· Gate Toggle mode

Selectable Gate Source Polarity

Figure 12-1 is a block diagram of the Timer1 module.

FIGURE 12-1: TIMER1 BLOCK DIAGRAM



| FIGURE 12-6: | TIMER1 GATE SINGLE | -PULSE AND TOGGLE COMBINED MODE |
|------------------------|---|--|
| TMR1GE | | |
| T1GPOL | | |
| T1GSPM | | |
| T1GTM | | |
| T1GG <u>O/</u> DONE | Set by software Counting enabled rising edge of T10 | Cleared by hardware on falling edge of T1GVAL |
| T1G_IN | | |
| т1СКІ | | |
| T1GVAL | | |
| TIMER1 | Ν | N+1 $N+2$ $N+3$ $N+4$ |
| TMR1GIF | - Cleared by software | Set by hardware on falling edge of T1GVAL — |

13.0 TIMER2 MODULE

The Timer2 module is an 8-bit timer with the following features:

- 8-bit timer register (TMR2)
- 8-bit period register (PR2)
- Interrupt on TMR2 match with PR2
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)

See Figure 13-1 for a block diagram of Timer2.

13.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4). The clock is fed into the Timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will increment from 00h until it matches the value in PR2. When a match occurs, two things happen:

- TMR2 is reset to 00h on the next increment cycle.
- The Timer2 postscaler is incremented.

The match output of the Timer2/PR2 comparator is then fed into the Timer2 postscaler. The postscaler has postscale options of 1:1 to 1:16 inclusive. The output of the Timer2 postscaler is used to set the TMR2IF interrupt flag bit in the PIR1 register.

FIGURE 13-1: TIMER2 BLOCK DIAGRAM

The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.

Timer2 is turned on by setting the TMR2ON bit in the T2CON register to a '1'. Timer2 is turned off by clearing the TMR2ON bit to a '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in the T2CON register. The Timer2 postscaler is controlled by the TOUTPS bits in the T2CON register. The prescaler and postscaler counters are cleared when:

- A write to TMR2 occurs.
- A write to T2CON occurs.
- Any device Reset occurs (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset).

Note: TMR2 is not cleared when T2CON is written.



| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-----------------|---------------|------------------|----------------|-------------------|-----------------|-----------------|---------|
| _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 | | | | | | 1 | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplem | nented bit, rea | d as '0' | |
| -n = Value at P | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown |
| | | | | | | | |
| bit 7 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 6-3 | TOUTPS<3:0 | >: Timer2 Out | out Postscaler | Select bits | | | |
| | 0000 = 1:1 P | ostscaler | | | | | |
| | 0001 = 1:2 P | ostscaler | | | | | |
| | 0010 = 1:3 P | ostscaler | | | | | |
| | 0011 = 1:4 P | ostscaler | | | | | |
| | 0100 = 1:5 P | ostscaler | | | | | |
| | 0101 = 1:6 P | ostscaler | | | | | |
| | 0110 = 1.7 Pc | ostscaler | | | | | |
| | 0111 = 1.8 P | ostscaler | | | | | |
| | 1000 = 1.9 P | Ostscaler | | | | | |
| | 1001 = 1.10 | | | | | | |
| | 1010 = 1.11 | Postscaler | | | | | |
| | 1100 - 1.12 | Postscaler | | | | | |
| | 1100 = 1.101 | Postscaler | | | | | |
| | 1110 = 1:15 | Postscaler | | | | | |
| | 1111 = 1:16 | Postscaler | | | | | |
| bit 2 | TMR2ON: Tir | mer2 On bit | | | | | |
| | 1 = Timer2 is | son | | | | | |
| | 0 = Timer2 is | s off | | | | | |
| bit 1-0 | T2CKPS<1:0 | >: Timer2 Cloc | k Prescale Se | lect bits | | | |
| | 00 = Prescale | er is 1 | | | | | |
| | 01 = Prescale | er is 4 | | | | | |
| | 1x = Prescale | er is 16 | | | | | |
| TARI E 13-1- | SUMMAD | V OF REGIST | FRS ASSO | | | | |

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

| TABLE 13-1: | SUMMARY OF REGISTERS | ASSOCIATED WITH TIMER |
|-------------|----------------------|-----------------------|
| TABLE 13-1: | SUMMARY OF REGISTERS | ASSOCIATED WITH TIME |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------|--|---------|---------|---------|---------|--------|---------|---------|----------------------|---------------------------------|
| INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000x |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PR2 | 2 Timer2 Module Period Register | | | | | | | | | 1111 1111 |
| TMR2 | Holding Register for the 8-bit TMR2 Register | | | | | | | | | 0000 0000 |
| T2CON | _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| | | | | | | | | | | |

x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module. Legend:

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|---------|---|-----------------|-----------------|----------------|-------------------------|----------|---------|---------|----------------------|---------------------------------|
| ADCON0 | — | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON | 00 0000 | 00 0000 |
| ANSELB | — | — | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 11 1111 | 11 1111 |
| APFCON | — | — | | | — | — | SSSEL | CCP2SEL | 00 | 00 |
| CCP1CON | _ | — | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 00 0000 | 00 0000 |
| CCP2CON | _ | — | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 00 0000 | 00 0000 |
| CCPRxL | Capture/Con | npare/PWM F | egister X Lov | v Byte | | | | | xxxx xxxx | uuuu uuuu |
| CCPRxH | Capture/Con | npare/PWM F | legister X Hig | h Byte | | | | | xxxx xxxx | uuuu uuuu |
| INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000x |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| PIE2 | — | — | - | - | — | — | - | CCP2IE | 0 | 0 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PIR2 | — | — | - | - | — | — | — | CCP2IF | 0 | 0 |
| T1CON | TMR1CS1 | TMR1CS0 | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | — | TMR10N | 0000 00-0 | uuuu uu-u |
| T1GCON | TMR1GE | T1GPOL | T1GTM | T1GSPM | T <u>1GGO</u> / DONE | T1GVAL | T1GSS1 | T1GSS0 | 0000 0x00 | 00x0 0x00 |
| TMR1L | Holding Register for the Least Significant Byte of the 16-bit TMR1 Register | | | | | | | | | uuuu uuuu |
| TMR1H | Holding Reg | ister for the N | lost Significar | nt Byte of the | 16-bit TMR1 F | Register | | | xxxx xxxx | uuuu uuuu |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 1111 1111 |

| TABLE 15-4: | SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE |
|-------------|--|
| - | |

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Compare.





The operation of the AUSART module is controlled through two registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)

These registers are detailed in Register 16-1 and Register 16-2, respectively.

| FIGURE 16-8: | SYNCHRONOUS RECEPTION (MASTER MODE, SREN) |
|-----------------------------|---|
| RX/DT pin | bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 |
| TX/CK pin | |
| Write to bit SREN | |
| SREN bit | |
| CREN bit | ʻ0' |
| RCIF bit (Interrupt) ——— | |
| Read RCREG | |
| Note: Timing d | iagram demonstrates Synchronous Master mode with bit SREN = 1 and bit BRGH = 0 . |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|------------------------------------|---------|--------|--------|--------|--------|--------|--------|-----------|----------------------|---------------------------------|
| INTCON | GIE | PEIE | TOIE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000x |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| RCREG AUSART Receive Data Register | | | | | | | | 0000 0000 | 0000 0000 | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000X | 0000 000x |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 1111 1111 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | — | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |

TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

17.1.1 MASTER MODE

In Master mode, data transfer can be initiated at any time because the master controls the SCK line. Master mode determines when the slave (Figure 17-1, Processor 2) transmits data via control of the SCK line.

17.1.1.1 Master Mode Operation

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR register shifts the data in and out of the device, MSb first. The SSPBUF register holds the data that is written out of the master until the received data is ready. Once the eight bits of data have been received, the byte is moved to the SSPBUF register. The Buffer Full Status bit, BF of the SSPSTAT register, and the SSP Interrupt Flag bit, SSPIF of the PIR1 register, are then set.

Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL of the SSPCON register, will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data is written to the SSPBUF. The BF bit of the SSPSTAT register is set when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. The SSP interrupt may be used to determine when the transmission/reception is complete and the SSPBUF must be read and/or written. If interrupts are not used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

Note: The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register.

17.1.1.2 Enabling Master I/O

To enable the serial port, the SSPEN bit of the SSPCON register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON register and then set the SSPEN bit. If a Master mode of operation is selected in the SSPM bits of the SSPCON register, the SDI, SDO and SCK pins will be assigned as serial port pins.

For these pins to function as serial port pins, they must have their corresponding data direction bits set or cleared in the associated TRIS register as follows:

- · SDI configured as input
- SDO configured as output
- SCK configured as output

17.1.1.3 Master Mode Setup

In Master mode, the data is transmitted/received as soon as the SSPBUF register is loaded with a byte value. If the master is only going to receive, SDO output could be disabled (programmed and used as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate.

When initializing SPI Master mode operation, several options need to be specified. This is accomplished by programming the appropriate control bits in the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- SCK as clock output
- Idle state of SCK (CKP bit)
- Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)
- Clock bit rate

In Master mode, the SPI clock rate (bit rate) is user selectable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- (Timer2 output)/2

This allows a maximum data rate of 5 Mbps (at Fosc = 20 MHz).

Figure 17-3 shows the waveforms for Master mode. The clock polarity is selected by appropriately programming the CKP bit of the SSPCON register. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The sample time of the input data is shown based on the state of the SMP bit and can occur at the middle or end of the data output time. The time when the SSPBUF is loaded with the received data is shown.

17.1.1.4 Sleep in Master Mode

In Master mode, all module clocks are halted and the transmission/reception will remain in their current state, paused, until the device wakes from Sleep. After the device wakes up from Sleep, the module will continue to transmit/receive data.

| RETFIE | Return from Interrupt | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | [label] RETFIE | | | | | |
| Operands: | None | | | | | |
| Operation: | $\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$ | | | | | |
| Status Affected: | None | | | | | |
| Description: | Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INT- CON<7>). This is a 2-cycle instruction | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 2 | | | | | |
| Example: | RETFIE | | | | | |
| | After Interrupt PC = TOS GIE = 1 | | | | | |

| RETLW | Return with literal in W | | | | | | | |
|------------------|---|--|--|--|--|--|--|--|
| Syntax: | [label] RETLW k | | | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | | | |
| Operation: | $k \rightarrow (W);$ TOS $\rightarrow PC$ | | | | | | | |
| Status Affected: | None | | | | | | | |
| Description: | The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 2 | | | | | | | |
| Example: | CALL TABLE;W contains table | | | | | | | |
| TABLE | <pre>;offset value ;W now has table value ADDWF PC ;W = offset RETLW kl ;Begin table RETLW k2 ; RETLW kn ; End of table Before Instruction W = 0x07 After Instruction W = value of k8</pre> | | | | | | | |
| RETURN | Return from Subroutine | | | | | | | |
| Syntax: | [label] RETURN | | | | | | | |
| Operands: | None | | | | | | | |
| Operation: | $TOS \rightarrow PC$ | | | | | | | |
| Status Affected: | None | | | | | | | |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruc- tion. | | | | | | | |

23.3 DC Characteristics: PIC16(L)F722/3/4/6/7-I/E (Power-Down) (Continued)

| PIC16LF722/3/4/6/7 | | | | rd Operation of the second sec | t ing Cond rature | itions (u -40°C ≤ -40°C ≤ | nless oth Ta ≤ +85° Ta ≤ +125 | erwise stated) C for industrial 5°C for extended | | |
|--------------------|-------------------------|----------------------|--------------------------|--|-----------------------------|---------------------------------|-------------------------------------|--|--|--|
| PIC16F722/3/4/6/7 | | | Standa Operati | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | |
| Param | Dovice Characteristics | Min | Tunt | Max. | ax. Max | Unite | | Conditions | | |
| No. | Device Characteristics | WIIII. | турт | +85°C | +125°C | Units | Vdd | Note | | |
| | Power-down Base Current | (IPD) ⁽²⁾ | | | | | | | | |
| D027 | | — | 0.06 | 0.7 | 5.0 | μA | 1.8 | A/D Current (Note 1, Note 4), no | | |
| | | — | 0.08 | 1.0 | 5.5 | μA | 3.0 | conversion in progress | | |
| D027 | | _ | 6 | 10.7 | 18 | μA | 1.8 | A/D Current (Note 1, Note 4), no | | |
| | | _ | 7 | 10.6 | 20 | μA | 3.0 | conversion in progress | | |
| | | _ | 7.2 | 11.9 | 22 | μA | 5.0 | | | |
| D027A | | _ | 250 | 400 | _ | μA | 1.8 | A/D Current (Note 1, Note 4), | | |
| | | — | 250 | 400 | _ | μA | 3.0 | conversion in progress | | |
| D027A | | — | 280 | 430 | — | μA | 1.8 | A/D Current (Note 1, Note 4, | | |
| | | _ | 280 | 430 | _ | μA | 3.0 | Note 5), conversion in progress | | |
| | | _ | 280 | 430 | _ | μA | 5.0 | | | |
| D028 | | _ | 2.2 | 3.2 | 14.4 | μA | 1.8 | Cap Sense Low Power | | |
| | | — | 3.3 | 4.4 | 15.6 | μA | 3.0 | Oscillator mode | | |
| D028 | | — | 6.5 | 13 | 21 | μA | 1.8 | Cap Sense Low Power | | |
| | | _ | 8 | 14 | 23 | μA | 3.0 | Oscillator mode | | |
| | | _ | 8 | 14 | 25 | μA | 5.0 | | | |
| D028A | | _ | 4.2 | 6 | 17 | μA | 1.8 | Cap Sense Medium Power | | |
| | | — | 6 | 7 | 18 | μA | 3.0 | Oscillator mode | | |
| D028A | | — | 8.5 | 15.5 | 23 | μA | 1.8 | Cap Sense Medium Power | | |
| | | _ | 11 | 17 | 24 | μA | 3.0 | Oscillator mode | | |
| | | — | 11 | 18 | 27 | μA | 5.0 | | | |
| D028B | | _ | 12 | 14 | 25 | μA | 1.8 | Cap Sense High Power | | |
| | | - | 32 | 35 | 44 | μA | 3.0 | Oscillator mode | | |
| D028B | | _ | 16 | 20 | 31 | μA | 1.8 | Cap Sense High Power | | |
| | | _ | 36 | 41 | 50 | μΑ | 3.0 | Oscillator mode | | |
| | | _ | 42 | 49 | 58 | μA | 5.0 | | | |

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled

4: A/D oscillator source is FRC

5: 0.1 μ F capacitor on VCAP (RA0).

| | DC CI | HARACTERISTICS | $\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature -40°C \leq TA \leq +85°C for industrial} \\ \ -40°C \leq TA \leq +125°C for extended \end{array}$ | | | | | |
|--------------|--|---|---|------|----------|-------|---|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions | |
| | VIL | Input Low Voltage | | | | | | |
| | | I/O PORT: | | | | | | |
| D030 | | with TTL buffer | — | | 0.8 | V | $4.5V \leq V\text{DD} \leq 5.5V$ | |
| D030A | | | — | | 0.15 Vdd | V | $1.8V \leq V\text{DD} \leq 4.5V$ | |
| D031 | | with Schmitt Trigger buffer | — | | 0.2 Vdd | V | $2.0V \leq V\text{DD} \leq 5.5V$ | |
| | | with I ² C levels | — | | 0.3 Vdd | V | | |
| D032 | | MCLR, OSC1 (RC mode) ⁽¹⁾ | — | _ | 0.2 Vdd | V | | |
| D033A | | OSC1 (HS mode) | — | _ | 0.3 Vdd | V | | |
| | Vih | Input High Voltage | | | | | | |
| | | I/O ports: | | _ | _ | | | |
| D040 | | with TTL buffer | 2.0 | | — | V | $4.5V \leq VDD \leq 5.5V$ | |
| D040A | | | 0.25 VDD+ 0.8 | _ | _ | V | $1.8V \le V\text{DD} \le 4.5V$ | |
| D041 | | with Schmitt Trigger buffer | 0.8 Vdd | — | — | V | $2.0V \leq V\text{DD} \leq 5.5V$ | |
| | | with I ² C levels | 0.7 Vdd | _ | — | V | | |
| D042 | | MCLR | 0.8 Vdd | _ | — | V | | |
| D043A | | OSC1 (HS mode) | 0.7 Vdd | _ | — | V | | |
| D043B | | OSC1 (RC mode) | 0.9 Vdd | _ | — | V | (Note 1) | |
| | lı∟ | Input Leakage Current ⁽²⁾ | | | | | | |
| D060 | | I/O ports | — | ± 5 | ± 125 | nA | Vss \leq VPIN \leq VDD, Pin at high- impedance, 85°C | |
| | | (2) | | ± 5 | ± 1000 | nA | 125°C | |
| D061 | - | MCLR ⁽³⁾ | _ | ± 50 | ± 200 | nA | $VSS \leq VPIN \leq VDD, 85^{\circ}C$ | |
| | IPUR | PORTB Weak Pull-up Current | | | 1 | 1 | | |
| D070* | | | 25 | 100 | 200 | • | VDD = 3.3V, VPIN = VSS | |
| | 1/2: | O | 25 | 140 | 300 | μΑ | VDD = 5.0V, VPIN = VSS | |
| Daga | VOL | | 1 | | | | | |
| D080 | | I/O ports | — | — | 0.6 | V | IOL = 8MA, VDD = 5V IOL = 6MA, VDD = 3.3V IOL = 1.8MA, VDD = 1.8V | |
| | VOH Output High Voltage ⁽⁴⁾ | | | | | | | |
| D090 | | I/O ports | Vdd - 0.7 | _ | _ | V | IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V | |
| | | Capacitive Loading Specs on Output Pins | | | | | | |
| D101* | COSC2 | OSC2 pin | _ | | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 | |
| D101A* | Сю | All I/O pins | — | — | 50 | pF | | |
| | | Program Flash Memory | | | | | | |

23.4 DC Characteristics: PIC16(L)F722/3/4/6/7-I/E

Legend: TBD = To Be Determined

^t These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

23.6 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

| Т | | | |
|--------|--------------------------------------|-----|----------------|
| F | Frequency | Т | Time |
| Lowerc | ase letters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | OSC | OSC1 |
| ck | CLKOUT | rd | RD |
| CS | CS | rw | RD or WR |
| di | SDI | SC | SCK |
| do | SDO | SS | SS |
| dt | Data in | t0 | TOCKI |
| io | I/O PORT | t1 | T1CKI |
| mc | MCLR | wr | WR |
| Upperc | ase letters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (High-impedance) | V | Valid |
| L | Low | Z | High-impedance |

FIGURE 23-2: LOAD CONDITIONS





FIGURE 24-3: PIC16F722/3/4/6/7 TYPICAL IDD vs. Fosc OVER VDD, EC MODE, VCAP = 0.1 µF







FIGURE 24-21: PIC16F722/3/4/6/7 MAXIMUM IDD vs. Fosc OVER VDD, INTOSC MODE, VCAP =1µF



