



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 36  |
| Program Memory Size        | 14KB (8K x 14)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 368 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 14x8b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-VQFN Exposed Pad   |
| Supplier Device Package    | 44-QFN (8x8)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16f727-e-ml">https://www.e-xfl.com/product-detail/microchip-technology/pic16f727-e-ml</a> |

**FIGURE 6-5: BLOCK DIAGRAM OF RA6**



**FIGURE 6-6: BLOCK DIAGRAM OF RA7**



## 6.6.1 RE0/AN5<sup>(1)</sup>

Figure 6-22 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC

**Note 1:** RE0/AN5 is available on PIC16F724/LF724 and PIC16F727/LF727 only.

## 6.6.2 RE1/AN6<sup>(1)</sup>

Figure 6-22 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC

**Note 1:** RE0/AN5 is available on PIC16F724/LF724 and PIC16F727/LF727 only.

## 6.6.3 RE2/AN7<sup>(1)</sup>

Figure 6-22 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC

**Note 1:** RE0/AN5 is available on PIC16F724/LF724 and PIC16F727/LF727 only.

## 6.6.4 RE3/MCLR/VPP

Figure 6-23 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset with weak pull-up
- a programming voltage reference input

## 7.6 External Clock Modes

### 7.6.1 OSCILLATOR START-UP TIMER (OST)


If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations on the OSC1 pin before the device is released from Reset. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

### 7.6.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 7-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC® MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

**FIGURE 7-2: EXTERNAL CLOCK (EC) MODE OPERATION**



### 7.6.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 7-3). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 7-3 and Figure 7-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

**FIGURE 7-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)**



**Note 1:** Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.

**2:** Always verify oscillator performance over the  $V_{DD}$  and temperature range that is expected for the application.

**3:** For oscillator design assistance, reference the following Microchip Applications Notes:

- AN826, *Crystal Oscillator Basics and Crystal Selection for  $rPIC^{\circ}$  and  $PIC^{\circ}$  Devices* (DS00826)
- AN849, *Basic  $PIC^{\circ}$  Oscillator Design* (DS00849)
- AN943, *Practical  $PIC^{\circ}$  Oscillator Analysis and Design* (DS00943)
- AN949, *Making Your Oscillator Work* (DS00949).

# PIC16(L)F722/3/4/6/7

## REGISTER 8-1: CONFIG1: CONFIGURATION WORD REGISTER 1 (CONTINUED)

|         |   |
|---------|---|
| bit 4   | <b>PWRT</b> : Power-up Timer Enable bit<br>1 = PWRT disabled<br>0 = PWRT enabled  |
| bit 3   | <b>WDTE</b> : Watchdog Timer Enable bit<br>1 = WDT enabled<br>0 = WDT disabled  |
| bit 2-0 | <b>FOSC&lt;2:0&gt;</b> : Oscillator Selection bits<br>111 = RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN<br>110 = RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN<br>101 = INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN<br>100 = INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN<br>011 = EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN<br>010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN<br>001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN<br>000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN |

- Note 1:** Enabling Brown-out Reset does not automatically enable Power-up Timer.  
**Note 2:** The entire program memory will be erased when the code protection is turned off.  
**Note 3:** When **MCLR** is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.  
**Note 4:** MPLAB® X IDE masks unimplemented Configuration bits to '0'.

## REGISTER 8-2: CONFIG2: CONFIGURATION WORD REGISTER 2

|        |                    |                    |                    |                    |                    |                    |                    |
|--------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
|        | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> |
|        | —                  | —                  | —                  | —                  | —                  | —                  | —                  |
| bit 15 |                    |                    |                    |                    |                    |                    | bit 8              |

|                    |                    |         |         |                    |                    |                    |                    |
|--------------------|--------------------|---------|---------|--------------------|--------------------|--------------------|--------------------|
| U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | R/P-1   | R/P-1   | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> | U-1 <sup>(1)</sup> |
| —                  | —                  | VCAPEN1 | VCAPEN0 | —                  | —                  | —                  | —                  |
| bit 7              |                    |         |         |                    |                    |                    | bit 0              |

|                   |                      |
|-------------------|----------------------|
| <b>Legend:</b>    | P = Programmable bit |
| R = Readable bit  | W = Writable bit     |
| -n = Value at POR | '1' = Bit is set     |
|                   | '0' = Bit is cleared |
|                   | x = Bit is unknown   |

|          |  |
|----------|--|
| bit 13-6 | <b>Unimplemented:</b> Read as '1'  |
| bit 5-4  | <b>VCAPEN&lt;1:0&gt;</b> : Voltage Regulator Capacitor Enable bits<br><u>For the PIC16LF72X:</u><br>These bits are ignored. All VCAP pin functions are disabled.<br><u>For the PIC16F72X:</u><br>00 = VCAP functionality is enabled on RA0<br>01 = VCAP functionality is enabled on RA5<br>10 = VCAP functionality is enabled on RA6<br>11 = All VCAP functions are disabled (not recommended) |
| bit 3-0  | <b>Unimplemented:</b> Read as '1'  |

- Note 1:** MPLAB® X IDE masks unimplemented Configuration bits to '0'.

## 8.2 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP™ for verification purposes.

|   |
|---|
| <p><b>Note:</b> The entire Flash program memory will be erased when the code protection is turned off. See the “<i>PIC16(L)F72X Memory Programming Specification</i>” (DS41332) for more information.</p> |
|---|

## 8.3 User ID

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify mode. Only the Least Significant seven bits of the ID locations are reported when using MPLAB IDE. See the “*PIC16(L)F72X Memory Programming Specification*” (DS41332) for more information.

# PIC16(L)F722/3/4/6/7

FIGURE 9-3: ANALOG INPUT MODEL





FIGURE 9-4: ADC TRANSFER FUNCTION



## REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

|       |         |         |         |         |        |         |         |
|-------|---------|---------|---------|---------|--------|---------|---------|
| U-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0  | R/W-0   | R/W-0   |
| —     | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 |         |         |         |         |        |         | bit 0   |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 7                      **Unimplemented:** Read as '0'

bit 6-3                      **TOUTPS<3:0>:** Timer2 Output Postscaler Select bits  
                                     0000 = 1:1 Postscaler  
                                     0001 = 1:2 Postscaler  
                                     0010 = 1:3 Postscaler  
                                     0011 = 1:4 Postscaler  
                                     0100 = 1:5 Postscaler  
                                     0101 = 1:6 Postscaler  
                                     0110 = 1:7 Postscaler  
                                     0111 = 1:8 Postscaler  
                                     1000 = 1:9 Postscaler  
                                     1001 = 1:10 Postscaler  
                                     1010 = 1:11 Postscaler  
                                     1011 = 1:12 Postscaler  
                                     1100 = 1:13 Postscaler  
                                     1101 = 1:14 Postscaler  
                                     1110 = 1:15 Postscaler  
                                     1111 = 1:16 Postscaler

bit 2                      **TMR2ON:** Timer2 On bit  
                                     1 = Timer2 is on  
                                     0 = Timer2 is off

bit 1-0                      **T2CKPS<1:0>:** Timer2 Clock Prescale Select bits  
                                     00 = Prescaler is 1  
                                     01 = Prescaler is 4  
                                     1x = Prescaler is 16

**TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2**


| Name   | Bit 7  | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1   | Bit 0   | Value on POR, BOR | Value on all other Resets |
|--------|--|---------|---------|---------|---------|--------|---------|---------|-------------------|---------------------------|
| INTCON | GIE  | PEIE    | TOIE    | INTE    | RBIE    | TOIF   | INTF    | RBIF    | 0000 000x         | 0000 000x                 |
| PIE1   | TMR1GIE                                      | ADIE    | RCIE    | TXIE    | SSPIE   | CCP1IE | TMR2IE  | TMR1IE  | 0000 0000         | 0000 0000                 |
| PIR1   | TMR1GIF                                      | ADIF    | RCIF    | TXIF    | SSPIF   | CCP1IF | TMR2IF  | TMR1IF  | 0000 0000         | 0000 0000                 |
| PR2    | Timer2 Module Period Register                |         |         |         |         |        |         |         | 1111 1111         | 1111 1111                 |
| TMR2   | Holding Register for the 8-bit TMR2 Register |         |         |         |         |        |         |         | 0000 0000         | 0000 0000                 |
| T2CON  | —  | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000         | -000 0000                 |

**Legend:**      x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.



# PIC16(L)F722/3/4/6/7

**FIGURE 16-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)**



**TABLE 16-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION**

| Name   | Bit 7                         | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Value on POR, BOR | Value on all other Resets |
|--------|-------------------------------|--------|--------|--------|--------|--------|--------|--------|-------------------|---------------------------|
| INTCON | GIE                           | PEIE   | T0IE   | INTE   | RBIE   | T0IF   | INTF   | RBIF   | 0000 000x         | 0000 000x                 |
| PIE1   | TMR1GIE                       | ADIE   | RCIE   | TXIE   | SSPIE  | CCP1IE | TMR2IE | TMR1IE | 0000 0000         | 0000 0000                 |
| PIR1   | TMR1GIF                       | ADIF   | RCIF   | TXIF   | SSPIF  | CCP1IF | TMR2IF | TMR1IF | 0000 0000         | 0000 0000                 |
| RCSTA  | SPEN                          | RX9    | SREN   | CREN   | ADDEN  | FERR   | OERR   | RX9D   | 0000 000x         | 0000 000x                 |
| SPBRG  | BRG7                          | BRG6   | BRG5   | BRG4   | BRG3   | BRG2   | BRG1   | BRG0   | 0000 0000         | 0000 0000                 |
| TRISC  | TRISC7                        | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111         | 1111 1111                 |
| TXREG  | AUSART Transmit Data Register |        |        |        |        |        |        |        | 0000 0000         | 0000 0000                 |
| TXSTA  | CSRC                          | TX9    | TXEN   | SYNC   | —      | BRGH   | TRMT   | TX9D   | 0000 -010         | 0000 -010                 |

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Asynchronous Transmission.

## 16.2 AUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit timer that is dedicated to the support of both the asynchronous and synchronous AUSART operation.

The SPBRG register determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by the BRGH bit of the TXSTA register. In Synchronous mode, the BRGH bit is ignored.

Table 16-3 contains the formulas for determining the baud rate. Example 16-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 16-3. It may be advantageous to use the high baud rate (BRGH = 1), to reduce the baud rate error.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

### EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, and Asynchronous mode with SYNC = 0 and BRGH = 0 (as seen in Table 16-3):

$$\text{Desired Baud Rate} = \frac{F_{OSC}}{64(SPBRG + 1)}$$

Solving for SPBRG:

$$\begin{aligned} SPBRG &= \left( \frac{F_{OSC}}{64(\text{Desired Baud Rate})} \right) - 1 \\ &= \left( \frac{16000000}{64(9600)} \right) - 1 \\ &= [25.042] = 25 \end{aligned}$$

$$\begin{aligned} \text{Actual Baud Rate} &= \frac{16000000}{64(25 + 1)} \\ &= 9615 \end{aligned}$$

$$\begin{aligned} \% \text{ Error} &= \left( \frac{\text{Actual Baud Rate} - \text{Desired Baud Rate}}{\text{Desired Baud Rate}} \right) 100 \\ &= \left( \frac{9615 - 9600}{9600} \right) 100 = 0.16\% \end{aligned}$$

**TABLE 16-3: BAUD RATE FORMULAS**

| Configuration Bits |      | AUSART Mode  | Baud Rate Formula |
|--------------------|------|--------------|-------------------|
| SYNC               | BRGH |              |                   |
| 0                  | 0    | Asynchronous | FOSC/[64 (n+1)]   |
| 0                  | 1    | Asynchronous | FOSC/[16 (n+1)]   |
| 1                  | x    | Synchronous  | FOSC/[4 (n+1)]    |

**Legend:** x = Don't care, n = value of SPBRG register

**TABLE 16-4: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR**

| Name  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------------------|---------------------------|
| RCSTA | SPEN  | RX9   | SREN  | CREN  | ADDEN | FERR  | OERR  | RX9D  | 0000 000x         | 0000 000x                 |
| SPBRG | BRG7  | BRG6  | BRG5  | BRG4  | BRG3  | BRG2  | BRG1  | BRG0  | 0000 0000         | 0000 0000                 |
| TXSTA | CSRC  | TX9   | TXEN  | SYNC  | —     | BRGH  | TRMT  | TX9D  | 0000 -010         | 0000 -010                 |

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

## 16.3.2.3 AUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (**Section 16.3.1.4 “Synchronous Master Reception”**), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a “don’t care” in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE interrupt enable bit of the PIE1 register is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

## 16.3.2.4 Synchronous Slave Reception Setup:

1. Set the SYNC and SPEN bits and clear the CSRC bit.
2. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
3. If 9-bit reception is desired, set the RX9 bit.
4. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
5. Set the CREN bit to enable reception.
6. The RCIF bit of the PIR1 register will be set when reception is complete. An interrupt will be generated if the RCIE bit of the PIE1 register was set.
7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register.

**TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION**

| Name   | Bit 7                        | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Value on POR, BOR | Value on all other Resets |
|--------|------------------------------|--------|--------|--------|--------|--------|--------|--------|-------------------|---------------------------|
| INTCON | GIE                          | PEIE   | T0IE   | INTE   | RBIE   | T0IF   | INTF   | RBIF   | 0000 000x         | 0000 000x                 |
| PIE1   | TMR1GIE                      | ADIE   | RCIE   | TXIE   | SSPIE  | CCP1IE | TMR2IE | TMR1IE | 0000 0000         | 0000 0000                 |
| PIR1   | TMR1GIF                      | ADIF   | RCIF   | TXIF   | SSPIF  | CCP1IF | TMR2IF | TMR1IF | 0000 0000         | 0000 0000                 |
| RCREG  | AUSART Receive Data Register |        |        |        |        |        |        |        | 0000 0000         | 0000 0000                 |
| RCSTA  | SPEN                         | RX9    | SREN   | CREN   | ADDEN  | FERR   | OERR   | RX9D   | 0000 000x         | 0000 000x                 |
| TRISC  | TRISC7                       | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111         | 1111 1111                 |
| TXSTA  | CSRC                         | TX9    | TXEN   | SYNC   | —      | BRGH   | TRMT   | TX9D   | 0000 -010         | 0000 -010                 |

**Legend:** x = unknown, – = unimplemented read as ‘0’. Shaded cells are not used for Synchronous Slave Reception.

## 17.2 I<sup>2</sup>C Mode


The SSP module, in I<sup>2</sup>C mode, implements all slave functions, except general call support. It provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the I<sup>2</sup>C Standard mode specifications:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- Start and Stop bit interrupts enabled to support firmware Master mode
- Address masking


Two pins are used for data transfer; the SCL pin (clock line) and the SDA pin (data line). The user must configure the two pin's data direction bits as inputs in the appropriate TRIS register. Upon enabling I<sup>2</sup>C mode, the I<sup>2</sup>C slew rate limiters in the I/O pads are controlled by the SMP bit of SSPSTAT register. The SSP module functions are enabled by setting the SSPEN bit of SSPCON register.

Data is sampled on the rising edge and shifted out on the falling edge of the clock. This ensures that the SDA signal is valid during the SCL high time. The SCL clock input must have minimum high and low times for proper operation. Refer to **Section 23.0 "Electrical Specifications"**.

**FIGURE 17-7: I<sup>2</sup>C MODE BLOCK DIAGRAM**



**FIGURE 17-8: TYPICAL I<sup>2</sup>C CONNECTIONS**



The SSP module has six registers for I<sup>2</sup>C operation. They are:

- SSP Control (SSPCON) register
- SSP Status (SSPSTAT) register
- Serial Receive/Transmit Buffer (SSPBUF) register
- SSP Shift Register (SSPSR), not directly accessible
- SSP Address (SSPADD) register
- SSP Address Mask (SSPMSK) register

### 17.2.1 HARDWARE SETUP

Selection of I<sup>2</sup>C mode, with the SSPEN bit of the SSPCON register set, forces the SCL and SDA pins to be open drain, provided these pins are programmed as inputs by setting the appropriate TRISC bits. The SSP module will override the input state with the output data, when required, such as for Acknowledge and slave-transmitter sequences.

**Note:** Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module

# PIC16(L)F722/3/4/6/7


## 17.2.6 TRANSMISSION

When the  $\overline{R/W}$  bit of the received address byte is set and an address match occurs, the  $\overline{R/W}$  bit of the SSPSTAT register is set and the slave will respond to the master by reading out data. After the address match, an  $\overline{ACK}$  pulse is generated by the slave hardware and the SCL pin is held low (clock is automatically stretched) until the slave is ready to respond. See **Section 17.2.7 “Clock Stretching”**. The data the slave will transmit must be loaded into the SSPBUF register, which sets the BF bit. The SCL line is released by setting the CKP bit of the SSPCON register.

An SSP interrupt is generated for each transferred data byte. The SSPIF flag bit of the PIR1 register initiates an SSP interrupt, and must be cleared by software before the next byte is transmitted. The BF bit of the SSPSTAT register is cleared on the falling edge of the eighth received clock pulse. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

Following the eighth falling clock edge, control of the SDA line is released back to the master so that the master can acknowledge or not acknowledge the response. If the master sends a not acknowledge, the slave's transmission is complete and the slave must monitor for the next Start condition. If the master acknowledges, control of the bus is returned to the slave to transmit another byte of data. Just as with the previous byte, the clock is stretched by the slave, data must be loaded into the SSPBUF and CKP must be set to release the clock line (SCL).

**FIGURE 17-12: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)**



# PIC16(L)F722/3/4/6/7

| <b>MOVF</b>      | <b>Move f</b>   |
|------------------|---|
| Syntax:          | [ <i>label</i> ] MOVF f,d   |
| Operands:        | $0 \leq f \leq 127$<br>$d \in [0,1]$  |
| Operation:       | (f) $\rightarrow$ (dest)  |
| Status Affected: | Z   |
| Description:     | The contents of register f is moved to a destination dependent upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected. |
| Words:           | 1   |
| Cycles:          | 1   |
| Example:         | <pre>MOVF    FSR, 0</pre> <p>After Instruction</p> <p>W = value in FSR<br/>register</p> <p>Z = 1</p>  |

| <b>MOVLW</b>     | <b>Move literal to W</b>  |
|------------------|---|
| Syntax:          | [ <i>label</i> ] MOVLW k  |
| Operands:        | $0 \leq k \leq 255$   |
| Operation:       | $k \rightarrow (W)$   |
| Status Affected: | None  |
| Description:     | The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's. |
| Words:           | 1   |
| Cycles:          | 1   |
| Example:         | <pre>MOVLW    0x5A</pre> <p>After Instruction</p> <p>W = 0x5A</p>                         |

| <b>MOVWF</b>     | <b>Move W to f</b>   |
|------------------|--|
| Syntax:          | [ <i>label</i> ] MOVWF f   |
| Operands:        | $0 \leq f \leq 127$  |
| Operation:       | (W) $\rightarrow$ (f)  |
| Status Affected: | None   |
| Description:     | Move data from W register to register 'f'.   |
| Words:           | 1  |
| Cycles:          | 1  |
| Example:         | <pre>MOVW    OPTION<br/>F</pre> <p>Before Instruction</p> <p>OPTION = 0xFF<br/>W = 0x4F</p> <p>After Instruction</p> <p>OPTION = 0x4F<br/>W = 0x4F</p> |

| <b>NOP</b>       | <b>No Operation</b>  |
|------------------|----------------------|
| Syntax:          | [ <i>label</i> ] NOP |
| Operands:        | None                 |
| Operation:       | No operation         |
| Status Affected: | None                 |
| Description:     | No operation.        |
| Words:           | 1                    |
| Cycles:          | 1                    |
| Example:         | <pre>NOP</pre>       |

# PIC16(L)F722/3/4/6/7

## RLF Rotate Left f through Carry


Syntax: [ *label* ] RLF f,d

Operands:  $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.



Words: 1

Cycles: 1

Example: RLF REG1,0

Before Instruction

REG1 = 1110 0110  
C = 0

After Instruction

REG1 = 1110 0110  
W = 1100 1100  
C = 1

## SLEEP Enter Sleep mode

Syntax: [ *label* ] SLEEP

Operands: None

Operation: 00h → WDT,  
0 → WDT prescaler,  
1 →  $\overline{TO}$ ,  
0 →  $\overline{PD}$

Status Affected:  $\overline{TO}$ ,  $\overline{PD}$

Description: The power-down Status bit,  $\overline{PD}$  is cleared. Time-out Status bit,  $\overline{TO}$  is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

## RRF Rotate Right f through Carry


Syntax: [ *label* ] RRF f,d

Operands:  $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



## SUBLW Subtract W from literal

Syntax: [ *label* ] SUBLW k

Operands:  $0 \leq k \leq 255$

Operation:  $k - (W) \rightarrow (W)$


Status Affected: C, DC, Z

Description: The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.

|        |                      |
|--------|----------------------|
| C = 0  | $W > k$              |
| C = 1  | $W \leq k$           |
| DC = 0 | $W<3:0> > k<3:0>$    |
| DC = 1 | $W<3:0> \leq k<3:0>$ |

# PIC16(L)F722/3/4/6/7


**FIGURE 23-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS**






# PIC16(L)F722/3/4/6/7

**FIGURE 23-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)**



**FIGURE 23-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)**



# PIC16(L)F722/3/4/6/7


**TABLE 23-13: I<sup>2</sup>C BUS DATA REQUIREMENTS**

| Param. No. | Symbol  | Characteristic          |              | Min.                   | Max. | Units | Conditions  |
|------------|---------|-------------------------|--------------|------------------------|------|-------|---|
| SP100*     | THIGH   | Clock high time         | 100 kHz mode | 4.0                    | —    | μs    | Device must operate at a minimum of 1.5 MHz                   |
|            |         |                         | 400 kHz mode | 0.6                    | —    | μs    | Device must operate at a minimum of 10 MHz                    |
|            |         |                         | SSP Module   | 1.5T <sub>CY</sub>     | —    |       |   |
| SP101*     | TLOW    | Clock low time          | 100 kHz mode | 4.7                    | —    | μs    | Device must operate at a minimum of 1.5 MHz                   |
|            |         |                         | 400 kHz mode | 1.3                    | —    | μs    | Device must operate at a minimum of 10 MHz                    |
|            |         |                         | SSP Module   | 1.5T <sub>CY</sub>     | —    |       |   |
| SP102*     | TR      | SDA and SCL rise time   | 100 kHz mode | —                      | 1000 | ns    |   |
|            |         |                         | 400 kHz mode | 20 + 0.1C <sub>B</sub> | 300  | ns    | C <sub>B</sub> is specified to be from 10-400 pF              |
| SP103*     | TF      | SDA and SCL fall time   | 100 kHz mode | —                      | 250  | ns    |   |
|            |         |                         | 400 kHz mode | 20 + 0.1C <sub>B</sub> | 250  | ns    | C <sub>B</sub> is specified to be from 10-400 pF              |
| SP106*     | THD:DAT | Data input hold time    | 100 kHz mode | 0                      | —    | ns    |   |
|            |         |                         | 400 kHz mode | 0                      | 0.9  | μs    |   |
| SP107*     | TSU:DAT | Data input setup time   | 100 kHz mode | 250                    | —    | ns    | (Note 2)  |
|            |         |                         | 400 kHz mode | 100                    | —    | ns    |   |
| SP109*     | TAA     | Output valid from clock | 100 kHz mode | —                      | 3500 | ns    | (Note 1)  |
|            |         |                         | 400 kHz mode | —                      | —    | ns    |   |
| SP110*     | TBUF    | Bus free time           | 100 kHz mode | 4.7                    | —    | μs    | Time the bus must be free before a new transmission can start |
|            |         |                         | 400 kHz mode | 1.3                    | —    | μs    |   |
| SP111      | CB      | Bus capacitive loading  |              | —                      | 400  | pF    |   |


\* These parameters are characterized but not tested.

- Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 2:** A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

**FIGURE 24-27: PIC16F722/3/4/6/7 MAXIMUM BASE  $I_{PD}$  vs.  $V_{DD}$ ,  $V_{CAP} = 0.1 \mu F$**




**FIGURE 24-28: PIC16LF722/3/4/6/7 MAXIMUM BASE  $I_{PD}$  vs.  $V_{DD}$**



## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                    |    | MILLIMETERS |      |      |
|--------------------------|----|-------------|------|------|
| Dimension Limits         |    | MIN         | NOM  | MAX  |
| Number of Leads          | N  | 44          |      |      |
| Lead Pitch               | e  | 0.80 BSC    |      |      |
| Overall Height           | A  | –           | –    | 1.20 |
| Molded Package Thickness | A2 | 0.95        | 1.00 | 1.05 |
| Standoff                 | A1 | 0.05        | –    | 0.15 |
| Foot Length              | L  | 0.45        | 0.60 | 0.75 |
| Footprint                | L1 | 1.00 REF    |      |      |
| Foot Angle               | φ  | 0°          | 3.5° | 7°   |
| Overall Width            | E  | 12.00 BSC   |      |      |
| Overall Length           | D  | 12.00 BSC   |      |      |
| Molded Package Width     | E1 | 10.00 BSC   |      |      |
| Molded Package Length    | D1 | 10.00 BSC   |      |      |
| Lead Thickness           | c  | 0.09        | –    | 0.20 |
| Lead Width               | b  | 0.30        | 0.37 | 0.45 |
| Mold Draft Angle Top     | α  | 11°         | 12°  | 13°  |
| Mold Draft Angle Bottom  | β  | 11°         | 12°  | 13°  |

### Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Chamfers at corners are optional; size may vary.
- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

