



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf723-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F72X Family Types

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	High-Endurance Flash Memory (bytes)	I/O's ⁽²⁾	8-bit ADC (ch)	CapSense (ch)	Timers (8/16-bit)	AUSART	SSP (I ² C/SPI)	CCP	Debug ⁽¹⁾	XLP
PIC16(L)F707	(1)	8192	363	0	36	14	32	4/2	1	1	2	Ι	Y
PIC16(L)F720	(2)	2048	128	128	18	12		2/1	1	1	1	I	Y
PIC16(L)F721	(2)	4096	256	128	18	12		2/1	1	1	1	I	Y
PIC16(L)F722	(4)	2048	128	0	25	11	8	2/1	1	1	2	Ι	Y
PIC16(L)F722A	(3)	2048	128	0	25	11	8	2/1	1	1	2	I	Y
PIC16(L)F723	(4)	4096	192	0	25	11	8	2/1	1	1	2	Ι	Y
PIC16(L)F723A	(3)	4096	192	0	25	11	8	2/1	1	1	2	I	Y
PIC16(L)F724	(4)	4096	192	0	36	14	16	2/1	1	1	2	Ι	Y
PIC16(L)F726	(4)	8192	368	0	25	11	8	2/1	1	1	2	Ι	Y
PIC16(L)F727	(4)	8192	368	0	36	14	16	2/1	1	1	2	I	Y

Note 1: I - Debugging, Integrated on Chip; H - Debugging, Requires Debug Header.

2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

- 1: DS41418 PIC16(L)F707 Data Sheet, 40/44-Pin Flash, 8-bit Microcontrollers
- 2: DS41430 PIC16(L)F720/721 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers
- 3: DS41417 PIC16(L)F722A/723A Data Sheet, 28-Pin Flash, 8-bit Microcontrollers
- 4: DS41341 PIC16(L)F72X Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers

2.2.2.3 PCON Register

The Power Control (PCON) register contains flag bits (refer to Table 3-2) to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the software enable of the BOR.

The PCON register bits are shown in Register 2-3.

REGISTER 2-3: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-q	R/W-q
—	—	—	—	—	—	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
q = Value depends on cor	ndition		

bit 7-2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit
	 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)

Note 1: Set BOREN<1:0> = 01 in the Configuration Word register for this bit to control the $\overline{\text{BOR}}$.

Register	Address	Power-on Reset/ Brown-out Reset ⁽¹⁾	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time out
W	—	xxxx xxxx	սսսս սսսս	սսսս սսսս
INDF	00h/80h/ 100h/180h	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR0	01h/101h	xxxx xxxx	սսսս սսսս	սսսս սսսս
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h/84h/ 104h/184h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA	05h	XXXX XXXX	XXXX XXXX	uuuu uuuu
PORTB	06h	XXXX XXXX	XXXX XXXX	uuuu uuuu
PORTC	07h	XXXX XXXX	XXXX XXXX	uuuu uuuu
PORTD ⁽⁶⁾	08h	XXXX XXXX	XXXX XXXX	uuuu uuuu
PORTE	09h	xxxx	xxxx	uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 000x	0000 000x	uuuu uuuu ⁽²⁾
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu (2)
PIR2	0Dh	0	0	u
TMR1L	0Eh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	XXXX XXXX	uuuu uuuu	uuuu uuuu
T1CON	10h	0000 00-0	uuuu uu-u	uuuu uu-u
TMR2	11h	0000 0000	0000 0000	սսսս սսսս
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
SSPBUF	13h	XXXX XXXX	XXXX XXXX	սսսս սսսս
SSPCON	14h	0000 0000	0000 0000	սսսս սսսս
CCPR1L	15h	xxxx xxxx	XXXX XXXX	սսսս սսսս
CCPR1H	16h	xxxx xxxx	XXXX XXXX	սսսս սսսս
CCP1CON	17h	00 0000	00 0000	uu uuuu
RCSTA	18h	x000 0000	0000 000x	սսսս սսսս
TXREG	19h	0000 0000	0000 0000	սսսս սսսս
RCREG	1Ah	0000 0000	0000 0000	սսսս սսսս
CCPR2L	1Bh	xxxx xxxx	XXXX XXXX	սսսս սսսս
CCPR2H	1Ch	xxxx xxxx	XXXX XXXX	սսսս սսսս
CCP2CON	1Dh	00 0000	00 0000	uu uuuu
ADRES	1Eh	XXXX XXXX	սսսս սսսս	<u>uuuu</u> uuuu
ADCON0	1Fh	00 0000	00 0000	uu uuuu
OPTION_REG	81h/181h	1111 1111	1111 1111	<u>uuuu</u> uuuu
TRISA	85h	1111 1111	1111 1111	<u>uuuu</u> uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
TRISC	87h	1111 1111	1111 1111	uuuu uuuu
TRISD ⁽⁶⁾	88h	1111 1111	1111 1111	<u>uuuu</u> uuuu
TRISE	89h	1111	1111	uuuu
PIE1	8Ch	0000 0000	0000 0000	<u>uuuu</u> uuuu
PIE2	8Dh	0	0	u

TABLE 3-4: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:Legend: Legend: Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 and PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: PIC16F724/727/PIC16LF724/727 only.

PIC16(L)F722/3/4/6/7



7.0 OSCILLATOR MODULE

7.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 7-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system can be configured to use an internal calibrated high-frequency oscillator as clock source, with a choice of selectable speeds via software.

Clock source modes are configured by the FOSC bits in Configuration Word 1 (CONFIG1). The oscillator module can be configured for one of eight modes of operation.

- 1. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 2. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 3. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 4. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.
- 5. EC External clock with I/O on OSC2/CLKOUT.
- 6. HS High Gain Crystal or Ceramic Resonator mode.
- 7. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 8. LP Low-Power Crystal mode.



FIGURE 7-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

PIC16(L)F722/3/4/6/7

REGISTER	9-2. ADCO		IT NOL KEGI	SIEKI			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_	ADCS2	ADCS1	ADCS0	—	_	ADREF1	ADREF0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplem	ented bit, read as	s 'O'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own
bit 7	Unimplemente	ed: Read as '0'					
bit 6-4	ADCS<2:0>: A	/D Conversion C	lock Select bits				
	000 = Fosc/2						
	001 = Fosc/8						
	010 = Fosc/32	2					
	011 = FRC (clo	ock supplied from	a dedicated RC	coscillator)			
	100 = Fosc/4	_					
	101 = FOSC/16	D 4					
	110 = FOSC/64	t ack aunaliad from	a dadiaatad BC	(applied and			
		ock supplied nom	a dedicated RC	oscillator)			
bit 3-2	Unimplemente	ed: Read as '0'					
bit 1-0	ADREF<1:0>:	Voltage Reference	ce Configuration	bits			
	0x = VREF is c	connected to VDD	1				
	10 = VREF is c	connected to exte	rnal VREF (RA3/	(AN3)			
	11 = VREF is 0	connected to inte	rnal Fixed Voltag	ge Reference			

REGISTER 9-2: ADCON1: A/D CONTROL REGISTER 1

REGISTER 9-3: ADRES: ADC RESULT REGISTER

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **ADRES<7:0>**: ADC Result Register bits 8-bit conversion result.

15.2 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCPx module may:

- Toggle the CCPx output
- Set the CCPx output
- · Clear the CCPx output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register.

All Compare modes can generate an interrupt.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



- Special Event Trigger will:
- Clear TMR1H and TMR1L registers.
- NOT set interrupt flag bit TMR1IF of the PIR1 register.
 Set the GO/DONE bit to start the ADC conversion
- (CCP2 only).

15.2.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Either RC1 or RB3 can be selected as the CCP2 pin. Refer to **Section 6.1** "Alternate Pin Function" for more information.

Note:	Clearing the CCPxCON register will force										
	the CCPx compare output latch to the										
	default low level. This is not the PORT I/O										
	data latch.										

15.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode. Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. For the Compare operation of the TMR1 register to the CCPRx register to occur, Timer1 must be clocked from the Instruction Clock (Fosc/4) or from an external clock source.

15.2.3 SOFTWARE INTERRUPT MODE

When Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPxIF bit in the PIRx register is set and the CCPx module does not assert control of the CCPx pin (refer to the CCPxCON register).

15.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled (CCP2 only)

The CCPx module does not assert control of the CCPx pin in this mode (refer to the CCPxCON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.

2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

15.2.5 COMPARE DURING SLEEP

The Compare Mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

16.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The AUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The AUSART module includes the following capabilities:

- Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Sleep operation

Block diagrams of the AUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

FIGURE 16-1: AUSART TRANSMIT BLOCK DIAGRAM



16.3.2.3 AUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 16.3.1.4 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE interrupt enable bit of the PIE1 register is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 16.3.2.4 Synchronous Slave Reception Setup:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 5. Set the CREN bit to enable reception.
- The RCIF bit of the PIR1 register will be set when reception is complete. An interrupt will be generated if the RCIE bit of the PIE1 register was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCREG	AUSART R	eceive Data	a Register						0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000X	0000 000X
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

PIC16(L)F722/3/4/6/7



FIGURE 17-4: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

SS SCK (CKP = 0 $\dot{C}KE = 1)$ SCK (CKP = 1 CKE = 1) Write to SSPBUF bit 6 bit 5 bit 4 bit 2 bit 1 bit 0 SDO bit '7 bit 3 ï SDI (SMP = 0)I bit 0 bit 7 Input Sample (SMP = 0)SSPIF Interrupt Flag SSPSR to SSPBUF 1 . i

FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7	·	·					bit 0
Legend:	1.5		,				
R = Readabl	e bit	VV = VVritable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	WCOL: Write	e Collision Dete	ct bit				
	1 = The SSF	PBUF register is	s written while	e it is still transn	nitting the prev	ious word (mus	t be cleared in
	software	e)					
1.11.0	0 = NO COIIIS		P 4 1 1				
DIT 6	SSPOV: Rec	eive Overflow II	ndicator bit				
	$\perp = A byte Is$	Transmit mode	SSPOV mus	register is still i	noiding the pre	vious byte. 55H	POV is a "don't
	0 = No overf	flow				ier mode.	
bit 5	SSPEN: Syn	chronous Serial	Port Enable	bit			
	1 = Enables	the serial port a	nd configures	s the SDA and S	SCL pins as se	erial port pins ⁽²⁾	
	0 = Disables	serial port and	configures th	ese pins as I/O	port pins		
bit 4	CKP: Clock F	Polarity Select b	oit				
	1 = Release	control of SCL					
	0 = Holds cld	ock low (clock st	retch). (Usec	I to ensure data	setup time.)		
bit 3-0	SSPM<3:0>:	Synchronous S	Serial Port Mo	ode Select bits			
	$0110 = I^2 C S$	Slave mode, 7-b	it address				
	1000 = Rese	ave mode, 10-	DIL AUULESS				
	1001 = Load	SSPMSK regis	ter at SSPAD	D SFR Addres	_S (1)		
	1010 = Rese	erved					
	$1011 = I^2 C F$	irmware Contro	olled Master r	node (Slave Idle	e)		
	1100 = Rese	erved					
	1101 = Rese $1110 = I^2 C S$	Slave mode 7-b	it address wit	th Start and Sto	n hit interrunts	enabled	
	1110 = 1000 $1111 = 1^{2}CS$	Slave mode, 10-	bit address w	vith Start and St	op bit interrupt	s enabled	
Note 1: V	When this mode is	s selected, anv re	eads or writes	to the SSPADD	SFR address a	accesses the SS	PMSK reaister.

REGISTER 17-3: SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER (I²C MODE)

- - 2: When enabled, these pins must be properly configured as input or output using the associated TRIS bit.

22.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

22.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	—	—	70	ns	VDD = 3.3-5.0V	
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—	—	72	ns	VDD = 3.3-5.0V	
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	—	_	20	ns		
OS14	TioV2ckH	Port input valid before CLKOUT ⁽¹⁾	Tosc + 200 ns	—	_	ns		
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-5.0V	
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	—		ns	VDD = 3.3-5.0V	
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	—	_	ns		
OS18	TioR	Port output rise time ⁽²⁾	—	40	72	ns	VDD = 2.0V	
			—	15	32		VDD = 3.3-5.0V	
OS19	TioF	Port output fall time ⁽²⁾	—	28	55	ns	VDD = 2.0V	
			—	15	30		VDD = 3.3-5.0V	
OS20*	Tinp	INT pin input high or low time	25	_	_	ns		
OS21*	Trbp	PORTB interrupt-on-change new input level time	Тсү	—	—	ns		

TABLE 23-3: CLKOUT AND I/O TIMING PARAMETERS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.

FIGURE 23-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Conditions
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{ c c c c c c c } \hline SP72^{\star} & TscL & SCK input low time (Slave mode) & Tcr + 20 & - & - & ns \\ \hline SP73^{\star} & TblV2scH, \\ TblV2scL & Setup time of SDI data input to SCK edge & 100 & - & - & ns \\ \hline SP74^{\star} & TscH2blL, \\ TscL2blL & Hold time of SDI data input to SCK edge & 100 & - & - & ns \\ \hline SP75^{\star} & TboR & SDO data output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP76^{\star} & TboF & SDO data output fall time & - & 10 & 25 & ns \\ \hline SP77^{\star} & TsSH2boZ & \overline{SS}^{\uparrow} to SDO output high-impedance & 10 & - & 50 & ns \\ \hline SP78^{\star} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline \end{array} $	
$ \begin{array}{ c c c c c c c c c } & & & & & & & & & & & & & & & & & & &$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c } & SP75^{*} & TDOR & SDO data output rise time & 3.0-5.5V & & 10 & 25 & ns & \hline \\ \hline 1.8-5.5V & & 25 & 50 & ns & \hline \\ SP76^{*} & TDOF & SDO data output fall time & & 10 & 25 & ns & \hline \\ SP77^{*} & TSSH2DOZ & \overline{SS}^{\uparrow} \ to \ SDO \ output \ high-impedance & 10 & & 50 & ns & \hline \\ SP78^{*} & TSCR & SCK \ output \ rise \ time & 3.0-5.5V & & 10 & 25 & ns & \hline \\ \end{array} $	
SP76* TDOF SDO data output fall time 1.8-5.5V — 25 50 ns SP76* TDOF SDO data output fall time — 10 25 ns SP77* TssH2DOZ SS↑ to SDO output high-impedance 10 — 50 ns SP78* TscR SCK output rise time 3.0-5.5V — 10 25 ns	
SP76* TDoF SDO data output fall time — 10 25 ns SP77* TssH2DoZ SS↑ to SDO output high-impedance 10 — 50 ns SP78* TscR SCK output rise time 3.0-5.5V — 10 25 ns	
SP77* TssH2DoZ SS↑ to SDO output high-impedance 10 — 50 ns SP78* TscR SCK output rise time 3.0-5.5V — 10 25 ns	
SP78* TSCR SCK output rise time 3.0-5.5V — 10 25 ns	
(Master mode) 1.8-5.5V — 25 50 ns	
SP79* TSCF SCK output fall time (Master mode) — 10 25 ns	
SP80* TscH2DoV, SDO data output valid after SCK 3.0-5.5V — — 50 ns	
TSCL2DOV edge 1.8-5.5V — — 145 ns	
SP81* TDOV2scH, TDOV2scL SDO data output setup to SCK edge Tcy — — ns	
SP82*TssL2DOVSDO data output valid after $\overline{SS}\downarrow$ edge——50ns	
SP83* TscH2ssH, TscL2ssH SS ↑ after SCK edge 1.5Tcy + 40 — — ns	

TABLE 23-11: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

FIGURE 23-20: I²C BUS START/STOP BITS TIMING



Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions	
SP100*	Тнідн	Clock high time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz	
			SSP Module	1.5Tcy				
SP101*	TLOW	Clock low time	100 kHz mode	4.7	-	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz	
			SSP Module	1.5Tcr	_			
SP102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns		
		time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF	
SP103*	TF	SDA and SCL fall time	100 kHz mode	—	250	ns		
			400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF	
SP106*	THD:DAT	Data input hold time	100 kHz mode	0		ns		
			400 kHz mode	0	0.9	μS		
SP107*	TSU:DAT	Data input setup time	100 kHz mode	250		ns	(Note 2)	
			400 kHz mode	100		ns		
SP109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	(Note 1)	
		clock	400 kHz mode	—	_	ns		
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free	
			400 kHz mode	1.3	_	μS	before a new transmission can start	
SP111	Св	Bus capacitive loading		—	400	pF		

TABLE 23-13: I²C BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	—	-5.8	-6	μΑ	
			Medium	—	-1.1	-3.2	μΑ	-40, -85°C
			Low	—	-0.2	-0.9	μΑ	
CS02	Isnk	Current Sink	High	—	6.6	6	μΑ	
			Medium	_	1.3	3.2	μΑ	-40, -85°C
			Low	—	0.24	0.9	μΑ	
CS03	VCHYST	Cap Hysteresis	High	—	525	—	mV	
			Medium	—	375	—	mV	VCTH-VCTL
			Low	_	280	_	mV	

TABLE 23-14: CAP SENSE OSCILLATOR SPECIFICATIONS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



FIGURE 23-22: CAP SENSE OSCILLATOR



FIGURE 24-9: PIC16F722/3/4/6/7 MAXIMUM IDD vs. Fosc OVER VDD, HS MODE, VCAP = 0.1 µF





FIGURE 24-19: PIC16F722/3/4/6/7 MAXIMUM IDD vs. Fosc OVER VDD, INTOSC MODE, VCAP = 0.1μ F















44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch			0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A