



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 192 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 11x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf723-i-sp |

TABLE 2: 40/44-PIN PDIP/TQFP/QFN SUMMARY (PIC16F724/727/PIC16LF724/727)

| I/O | 40-Pin PDIP | 44-Pin TQFP | 44-Pin QFN | A/D | Cap Sensor | Timers | ССР | AUSART | SSP | Interrupt | Pull-Up | Basic |
|-----|----------------|----------------|---------------|----------|---------------|-----------------|---------------------|--------|-------------------|-----------|---------|---------------------------------|
| RA0 | 2 | 19 | 19 | AN0 | 1 | _ | _ | - | SS ⁽³⁾ | - | _ | VCAP ⁽⁴⁾ |
| RA1 | 3 | 20 | 20 | AN1 | | _ | _ | _ | _ | _ | _ | _ |
| RA2 | 4 | 21 | 21 | AN2 | - | _ | _ | 1 | _ | _ | _ | |
| RA3 | 5 | 22 | 22 | AN3/VREF | _ | _ | _ | _ | _ | _ | _ | _ |
| RA4 | 6 | 23 | 23 | _ | CPS6 | T0CKI | _ | 1 | _ | _ | _ | |
| RA5 | 7 | 24 | 24 | AN4 | CPS7 | _ | _ | | SS ⁽³⁾ | | _ | VCAP ⁽⁴⁾ |
| RA6 | 14 | 31 | 33 | | 1 | | _ | I | _ | | _ | OSC2/CLKOUT/VCAP ⁽⁴⁾ |
| RA7 | 13 | 30 | 32 | _ | I | - | _ | I | _ | 1 | _ | OSC1/CLKIN |
| RB0 | 33 | 8 | 9 | AN12 | CPS0 | | _ | I | _ | IOC/INT | Υ | ı |
| RB1 | 34 | 9 | 10 | AN10 | CPS1 | - | _ | | _ | IOC | Υ | ı |
| RB2 | 35 | 10 | 11 | AN8 | CPS2 | | _ | I | _ | IOC | Υ | ı |
| RB3 | 36 | 11 | 12 | AN9 | CPS3 | - | CCP2 ⁽²⁾ | I | _ | IOC | Υ | ı |
| RB4 | 37 | 14 | 14 | AN11 | CPS4 | | _ | I | _ | IOC | Υ | ı |
| RB5 | 38 | 15 | 15 | AN13 | CPS5 | T1G | _ | I | _ | IOC | Υ | ı |
| RB6 | 39 | 16 | 16 | | 1 | | _ | I | _ | IOC | Υ | ICSPCLK/ICDCLK |
| RB7 | 40 | 17 | 17 | _ | I | _ | _ | | _ | IOC | Υ | ICSPDAT/ICDDAT |
| RC0 | 15 | 32 | 34 | 1 | I | T1OSO/ T1CKI | ı | ı | ı | I | | 1 |
| RC1 | 16 | 35 | 35 | _ | 1 | T1OSI | CCP2 ⁽²⁾ | 1 | _ | - | _ | _ |
| RC2 | 17 | 36 | 36 | | 1 | 1 | CCP1 | 1 | _ | 1 | _ | 1 |
| RC3 | 18 | 37 | 37 | _ | 1 | _ | _ | 1 | SCK/SCL | - | _ | _ |
| RC4 | 23 | 42 | 42 | _ | - | | _ | - | SDI/SDA | - | _ | _ |
| RC5 | 24 | 43 | 43 | _ | I | | _ | I | SDO | 1 | _ | ı |
| RC6 | 25 | 44 | 44 | _ | - | _ | _ | TX/CK | _ | - | _ | _ |
| RC7 | 26 | 1 | 1 | | 1 | 1 | | RX/DT | | 1 | _ | 1 |
| RD0 | 19 | 38 | 38 | | CPS8 | 1 | - | 1 | _ | 1 | _ | 1 |
| RD1 | 20 | 39 | 39 | _ | CPS9 | - | _ | I | _ | 1 | _ | ı |
| RD2 | 21 | 40 | 40 | | CPS10 | | _ | I | _ | | _ | ı |
| RD3 | 22 | 41 | 41 | _ | CPS11 | - | _ | I | _ | 1 | _ | ı |
| RD4 | 27 | 2 | 2 | | CPS12 | | _ | I | _ | | _ | ı |
| RD5 | 28 | 3 | 3 | _ | CPS13 | - | _ | I | _ | 1 | _ | ı |
| RD6 | 29 | 4 | 4 | | CPS14 | | _ | I | _ | | _ | ı |
| RD7 | 30 | 5 | 5 | _ | CPS15 | | _ | _ | _ | _ | | _ |
| RE0 | 8 | 25 | 25 | AN5 | _ | | _ | _ | _ | _ | | _ |
| RE1 | 9 | 26 | 26 | AN6 | | _ | _ | _ | _ | - | _ | _ |
| RE2 | 10 | 27 | 27 | AN7 | _ | _ | _ | - | _ | - | _ | _ |
| RE3 | 1 | 18 | 18 | _ | _ | _ | _ | _ | _ | _ | Y(1) | MCLR/VPP |
| _ | 11,32 | 7,28 | 7,8,28 | _ | | _ | _ | I | _ | 1 | _ | VDD |
| _ | 12,13 | 6,29 | 6,30,31 | _ | _ | _ | _ | _ | _ | _ | _ | Vss |

Note

- : Pull-up enabled only with external MCLR configuration.
- 2: RC1 is the default pin location for CCP2. RB3 may be selected by changing the CCP2SEL bit in the APFCON register.
- 3: RA5 is the default pin location for SS. RA0 may be selected by changing the SSSEL bit in the APFCON register.
- 4: PIC16F722/3/4/6/7 devices only.

Note: The PIC16F722/3/4/6/7 devices have an internal low dropout voltage regulator. An external capacitor must be connected to one of the available VCAP pins to stabilize the regulator. For more information, see Section 5.0 "Low Dropout (LDO) Voltage Regulator". The PIC16LF722/3/4/6/7 devices do not have the voltage regulator and therefore no external capacitor is required.

Table of Contents

| Device Overview | 11 |
|--|-----|
| Memory Organization | 17 |
| Resets | 30 |
| Interrupts | 40 |
| Low Dropout (LDO) Voltage Regulator | 49 |
| I/O Ports | 50 |
| Oscillator Module | 85 |
| Device Configuration | |
| Analog-to-Digital Converter (ADC) Module | 94 |
| Fixed Voltage Reference | 104 |
| Timer0 Module | 105 |
| Timer1 Module with Gate Control | |
| Timer2 Module | 120 |
| Capacitive Sensing Module | 122 |
| Capture/Compare/PWM (CCP) Module | 128 |
| Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) | 138 |
| SSP Module Overview | |
| Program Memory Read | 181 |
| Power-Down Mode (Sleep) | 184 |
| In-Circuit Serial Programming™ (ICSP™) | |
| Instruction Set Summary | 187 |
| Development Support | |
| Electrical Specifications | 200 |
| DC and AC Characteristics Graphs and Charts | 228 |
| Packaging Information | |
| Appendix A: Data Sheet Revision History | 277 |
| Appendix B: Migrating From Other PIC® Devices | 277 |
| The Microchip Website | 278 |
| Customer Change Notification Service | 278 |
| Customer Support | 278 |
| Product Identification System | 279 |

FIGURE 2-6: PIC16F726/LF726 AND PIC16F727/LF727 SPECIAL FUNCTION REGISTERS

| Indirect addr.(*) | 00h | Indirect addr.(*) | 80h | Indirect addr.(*) | 100h | Indirect addr.(*) | 180h |
|----------------------|-----|----------------------|-----|---------------------|------|-----------------------|------|
| TMR0 | 01h | OPTION | 81h | TMR0 | 101h | OPTION | 181h |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 182h |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 183h |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 184h |
| PORTA | 05h | TRISA | 85h | | 105h | ANSELA | 185h |
| PORTB | 06h | TRISB | 86h | | 106h | ANSELB | 186h |
| PORTC | 07h | TRISC | 87h | | 107h | | 187h |
| PORTD ⁽¹⁾ | 08h | TRISD ⁽¹⁾ | 88h | CPSCON0 | 108h | ANSELD ⁽¹⁾ | 188h |
| PORTE | 09h | TRISE | 89h | CPSCON1 | 109h | ANSELE ⁽¹⁾ | 189h |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18Ah |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 18Bh |
| PIR1 | 0Ch | PIE1 | 8Ch | PMDATL | 10Ch | PMCON1 | 18Ch |
| PIR2 | 0Dh | PIE2 | 8Dh | PMADRL | 10Dh | Reserved | 18Dh |
| TMR1L | 0Eh | PCON | 8Eh | PMDATH | 10Eh | Reserved | 18Eh |
| TMR1H | 0Fh | T1GCON | 8Fh | PMADRH | 10Fh | Reserved | 18Fh |
| T1CON | 10h | OSCCON | 90h | | 110h | | 190h |
| TMR2 | 11h | OSCTUNE | 91h | | 111h | | 191h |
| T2CON | 12h | PR2 | 92h | | 112h | | 192h |
| SSPBUF | 13h | SSPADD/SSPMSK | 93h | | 113h | | 193h |
| SSPCON | 14h | SSPSTAT | 94h | | 114h | | 194h |
| CCPR1L | 15h | WPUB | 95h | | 115h | | 195h |
| CCPR1H | 16h | IOCB | 96h | General | 116h | General | 196h |
| CCP1CON | 17h | | 97h | Purpose | 117h | Purpose | 197h |
| RCSTA | 18h | TXSTA | 98h | Register | 118h | Register | 198h |
| TXREG | 19h | SPBRG | 99h | 16 Bytes | 119h | 16 Bytes | 199h |
| RCREG | 1Ah | | 9Ah | | 11Ah | | 19Ah |
| CCPR2L | 1Bh | | 9Bh | | 11Bh | | 19Bh |
| CCPR2H | 1Ch | APFCON | 9Ch | | 11Ch | | 19Ch |
| CCP2CON | 1Dh | FVRCON | 9Dh | | 11Dh | | 19Dh |
| ADRES | 1Eh | | 9Eh | | 11Eh | | 19Eh |
| ADCON0 | 1Fh | ADCON1 | 9Fh | | 11Fh | | 19Fh |
| | 20h | | A0h | | 120h | | 1A0h |
| 0 1 | | General Purpose | | General Purpose | | General Purpose | |
| General Purpose | | Register | | Register | | Register | |
| Register | | 80 Bytes | | 80 Bytes | | 80 Bytes | |
| 96 Bytes | | | EFh | | 16Fh | | 1EFh |
| | | Accesses 70h-7Fh | F0h | Accesses 70h-7Fh | 170h | Accesses 70h-7Fh | 1F0h |
| | 7Fh | | FFh | | 17Fh | | 1FFh |

Legend: = Unimplemented data memory locations, read as '0',

= Not a physical register

Note 1: PORTD, TRISD, ANSELD and ANSELE are not implemented on the PIC16F726/LF726, read as '0'

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- · the Reset status
- the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 21.0 "Instruction Set Summary").

Note 1: The <u>C and DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

REGISTER 2-1: STATUS: STATUS REGISTER

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
|-------|-------|-------|-----|-----|-------|-------------------|------------------|
| IRP | RP1 | RP0 | TO | PD | Z | DC ⁽¹⁾ | C ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | r, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)

bit 6-5 RP<1:0>: Register Bank Select bits (used for direct addressing)

00 = Bank 0 (00h-7Fh) 01 = Bank 1 (80h-FFh) 10 = Bank 2 (100h-17Fh) 11 = Bank 3 (180h-1FFh)

bit 4 TO: Time-out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time out occurred

bit 3 **PD:** Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 C: Carry/Borrow bit(1) (ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry out from the Most Significant bit of the result occurred

0 = No carry out from the Most Significant bit of the result occurred

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

REGISTER 6-7: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global RBPU bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 6-8: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| IOCB7 | IOCB6 | IOCB5 | IOCB4 | IOCB3 | IOCB2 | IOCB1 | IOCB0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 **IOCB<7:0>:** Interrupt-on-Change PORTB Control bits

1 = Interrupt-on-change enabled0 = Interrupt-on-change disabled

REGISTER 6-9: ANSELB: PORTB ANALOG SELECT REGISTER

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|---------------|-------|-------|-------|-------|-------|-------|
| _ | — ANSB5 ANSB4 | | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 ANSB<5:0>: Analog Select between Analog or Digital Function on Pins RB<5:0>, respectively

0 = Digital I/O. Pin is assigned to port or Digital special function.

 $1 = \text{Analog input. Pin is assigned as analog input}^{(1)}$. Digital Input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

FIGURE 6-17: BLOCK DIAGRAM OF RC4




FIGURE 6-18: BLOCK DIAGRAM OF RC5




FIGURE 6-19: BLOCK DIAGRAM OF RC6





FIGURE 6-20: BLOCK DIAGRAM OF RC7



9.1 ADC Configuration

When configuring and using the ADC, the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- · ADC conversion clock source
- · Interrupt control
- · Results formatting

9.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 6.0** "I/O Ports" for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

9.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 9.2** "**ADC Operation**" for more information.

9.1.3 ADC VOLTAGE REFERENCE

The ADREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be either VDD, an external voltage source or the internal Fixed Voltage Reference. The negative voltage reference is always connected to the ground reference. See **Section 10.0 "Fixed Voltage Reference"** for more details on the Fixed Voltage Reference.

9.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 8-bit conversion requires 10 TAD periods as shown in Figure 9-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 23.0 "Electrical Specifications"** for more information. Table 9-1 gives examples of appropriate ADC clock selections.

Note:

Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

11.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

Note:

When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

11.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The T0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit can only be cleared in software. The Timer0 interrupt enable is the T0IE bit of the INTCON register.

Note:

The Timer0 interrupt cannot wake the processor from Sleep since the timer is frozen during Sleep.

11.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the ToCKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 23.0 "Electrical Specifications"**.

15.2 Compare Mode


In Compare mode, the 16-bit CCPRx register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCPx module may:

- Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register.

All Compare modes can generate an interrupt.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



15.2.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Either RC1 or RB3 can be selected as the CCP2 pin. Refer to **Section 6.1 "Alternate Pin Function"** for more information.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

15.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. For the Compare operation of the TMR1 register to the CCPRx register to occur, Timer1 must be clocked from the Instruction Clock (Fosc/4) or from an external clock source.

15.2.3 SOFTWARE INTERRUPT MODE

When Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPxIF bit in the PIRx register is set and the CCPx module does not assert control of the CCPx pin (refer to the CCPxCON register).

15.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- · Resets Timer1
- Starts an ADC conversion if ADC is enabled (CCP2 only)

The CCPx module does not assert control of the CCPx pin in this mode (refer to the CCPxCON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

15.2.5 COMPARE DURING SLEEP

The Compare Mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

SPEN CREN OERR RX/DT MSb RSR Register LSb Pin Buffer and Control Data Recovery Stop (8) START Baud Rate Generator Fosc RX9 ÷n Multiplier x64 x16 SYNC 1 0 0 FIFO SPBRG **BRGH** 0 FERR RX9D RCREG Register Data Bus **RCIF** Interrupt RCIE

FIGURE 16-2: AUSART RECEIVE BLOCK DIAGRAM

The operation of the AUSART module is controlled through two registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)

These registers are detailed in Register 16-1 and Register 16-2, respectively.

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES

| | | | | | | SYNC = 0, | BRGH = 1 | L | | | | |
|--------|------------------|------------|-----------------------------|------------------|------------|-----------------------------|-------------------|------------|-----------------------------|------------------|------------|-----------------------------|
| BAUD | Fosc = 8.000 MHz | | | Fosc = 4.000 MHz | | | Fosc = 3.6864 MHz | | | Fosc = 1.000 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | _ | _ | _ | _ | _ | _ | | _ | _ | 300 | 0.16 | 207 |
| 1200 | _ | _ | _ | 1202 | 0.16 | 207 | 1200 | 0.00 | 191 | 1202 | 0.16 | 51 |
| 2400 | 2404 | 0.16 | 207 | 2404 | 0.16 | 103 | 2400 | 0.00 | 95 | 2404 | 0.16 | 25 |
| 9600 | 9615 | 0.16 | 51 | 9615 | 0.16 | 25 | 9600 | 0.00 | 23 | _ | _ | _ |
| 10417 | 10417 | 0.00 | 47 | 10417 | 0.00 | 23 | 10473 | 0.53 | 21 | 10417 | 0.00 | 5 |
| 19.2k | 19231 | 0.16 | 25 | 19.23k | 0.16 | 12 | 19.2k | 0.00 | 11 | _ | _ | _ |
| 57.6k | 55556 | -3.55 | 8 | _ | _ | _ | 57.60k | 0.00 | 3 | _ | _ | _ |
| 115.2k | _ | | _ | _ | _ | _ | 115.2k | 0.00 | 1 | _ | _ | _ |

19.2 Wake-up Using Interrupts


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the
 execution of a SLEEP instruction, the device will
 immediately wake-up from Sleep. The SLEEP
 instruction will be completely executed before the
 wake-up. Therefore, the WDT and WDT prescaler
 and postscaler (if enabled) will be cleared, the TO
 bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 19-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP Oscillator mode assumed.

- 2: Tost = 1024 Tosc (drawing not to scale). This delay does not apply to EC and RC Oscillator modes.
- 3: GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.
- 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------|---------|-------|-------|-------|-------|--------|--------|--------|----------------------|---------------------------|
| IOCB | IOCB7 | IOCB6 | IOCB5 | IOCB4 | IOCB3 | IOCB2 | IOCB1 | IOCB0 | 0000 0000 | 0000 0000 |
| INTCON | GIE | PEIE | T0IE | INTE | RBIE | TOIF | INTF | RBIF | 0000 0000 | 0000 0000 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| PIE2 | _ | _ | _ | _ | _ | _ | _ | CCP2IE | 0 | 0 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| PIR2 | _ | _ | _ | _ | _ | _ | _ | CCP2IF | 0 | 0 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

| SUBWF | Subtract W | from f | | | | | | |
|------------------|--|-----------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] St | JBWF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ | | | | | | | |
| Operation: | (f) - (W) \rightarrow (destination) | | | | | | | |
| Status Affected: | C, DC, Z | | | | | | | |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f. | | | | | | | |
| | C = 0 | W > f | | | | | | |
| | $C = 1$ $W \le f$ | | | | | | | |
| | DC = 0 $W<3:0> > f<3:0>$ | | | | | | | |
| | DC = 1 | W<3:0> ≤ f<3:0> | | | | | | |

| XORLW | Exclusive OR literal with W |
|------------------|---|
| Syntax: | [label] XORLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | (W) .XOR. $k \rightarrow (W)$ |
| Status Affected: | Z |
| Description: | The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register. |
| | |

| SWAPF | Swap Nibbles in f | | | |
|------------------|--|--|--|--|
| Syntax: | [label] SWAPF f,d | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$ | | | |
| Status Affected: | None | | | |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'. | | | |

| XORWF | Exclusive OR W with f |
|------------------|---|
| Syntax: | [label] XORWF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (W) .XOR. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

22.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
 - MPLAB® X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASMTM Assembler
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

22.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

FIGURE 24-29: PIC16F722/3/4/6/7 TYPICAL BASE IPD vs. VDD, VCAP = 0.1μ F





FIGURE 24-30: PIC16LF722/3/4/6/7 TYPICAL BASE IPD vs. VDD









FIGURE 24-40: PIC16LF722/3/4/6/7 CAP SENSE LOW POWER IPD vs. VDD










FIGURE 24-52: VOH vs. IOH OVER TEMPERATURE, VDD = 5.5V



28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|----------------------------|----|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC | | |
| Optional Center Pad Width | W2 | | | 4.25 |
| Optional Center Pad Length | T2 | | | 4.25 |
| Contact Pad Spacing | C1 | | 5.70 | |
| Contact Pad Spacing | C2 | | 5.70 | |
| Contact Pad Width (X28) | X1 | | | 0.37 |
| Contact Pad Length (X28) | Y1 | | | 1.00 |
| Distance Between Pads | G | 0.20 | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | | |
|--------------------------|----------|----------|-------------|-------|--|
| Dimension | n Limits | MIN | NOM | MAX | |
| Number of Pins | N | 28 | | | |
| Pitch | е | 0.65 BSC | | | |
| Overall Height | Α | _ | _ | 2.00 | |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 | |
| Standoff | A1 | 0.05 | - | _ | |
| Overall Width | Е | 7.40 | 7.80 | 8.20 | |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 | |
| Overall Length | D | 9.90 | 10.20 | 10.50 | |
| Foot Length | L | 0.55 | 0.75 | 0.95 | |
| Footprint | L1 | 1.25 REF | | | |
| Lead Thickness | С | 0.09 | _ | 0.25 | |
| Foot Angle | ф | 0° | 4° | 8° | |
| Lead Width | b | 0.22 | _ | 0.38 | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B