



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 11x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf723t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-7 shows the two situations for the loading of the PC. The upper example in Figure 2-7 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-7 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-7: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556, Implementing a Table Read* (DS00556).

2.3.2 STACK

All devices have an 8-level x 13-bit wide hardware stack (refer to Figures 2-1 and 2-3). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- Note 1: There are no Status bits to indicate Stack Overflow or Stack Underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 **Program Memory Paging**

All devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG 500	h					
	PAGESEL	SUB_P1	;Select page 1				
			;(800h	ı–F	FFh)		
	CALL	SUB1_P1	;Call	su	broutine in		
	:		;page	1	(800h-FFFh)		
	:						
	ORG	900h	;page	1	(800h-FFFh)		
SUB1_P1							
	:		;called subroutine				
			;page	1	(800h-FFFh)		
	:						
	RETURN		;retur	m	to		
			;Call	su	broutine		
			;in pa	ıge	0		
			;(000h	1-7	FFh)		

Note: The contents of the PCLATH register are unchanged after a RETURN or RETFIE instruction is executed. The user must rewrite the contents of the PCLATH register for any subsequent subroutine calls or GOTO instructions.

3.5 Brown-Out Reset (BOR)

Brown-out Reset is enabled by programming the BOREN<1:0> bits in the Configuration register. The brown-out trip point is selectable from two trip points via the BORV bit in the Configuration register.

Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

Two bits are used to enable the BOR. When BOREN = 11, the BOR is always enabled. When BOREN = 10, the BOR is enabled, but disabled during Sleep. When BOREN = 0X, the BOR is disabled.

If VDD falls below VBOR for greater than parameter (TBOR) (see **Section 23.0** "**Electrical Specifica-tions**"), the brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOR for more than TBOR.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

Note: When erasing Flash program memory, the BOR is forced to enabled at the minimum BOR setting to ensure that any code protection circuitry is operating properly.



FIGURE 3-3: BROWN-OUT SITUATIONS

TABLE 3-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	0001 1xxx	0x
MCLR Reset during normal operation	0000h	000u uuuu	uu
MCLR Reset during Sleep	0000h	0001 Ouuu	uu
WDT Reset	0000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	0000h	0001 1xxx	10
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

TABLE 3-6: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets ⁽¹⁾
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
PCON	—	—	—	—	—	—	POR	BOR	dd	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111	11 1111
APFCON	—	—	—	—	—	_	SSSEL	CCP2SEL	00	00
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CPSCON0	CPSON	—	—	—	CPSRNG1	CPSRNG0	CPSOUT	TOXCS	0 0000	0 0000
CPSCON1	—	—	—	—	CPSCH3	CPSCH2	CPSCH1	CPSCH0	0000	0000
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0	0000 0000	0000 0000
OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	XXXX XXXX
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111

TABLE 6-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

REGISTER	9-2. ADCO		IT NOL KEGI	SIEKI							
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
_	ADCS2	ADCS1	ADCS0	—	_	ADREF1	ADREF0				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable bi	t	U = Unimplem	ented bit, read as	s 'O'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own				
bit 7	Unimplemente	ed: Read as '0'									
bit 6-4	ADCS<2:0>: A	ADCS<2:0>: A/D Conversion Clock Select bits									
	000 = Fosc/2										
	001 = Fosc/8										
	010 = Fosc/32	2									
	011 = FRC (clo	ock supplied from	a dedicated RC	coscillator)							
	100 = Fosc/4	_									
	101 = FOSC/16	D 4									
	110 = FOSC/64	t ack aunaliad from	a dadiaatad BC	(applied and							
		ock supplied nom	a dedicated RC	oscillator)							
bit 3-2	Unimplemente	ed: Read as '0'									
bit 1-0	ADREF<1:0>:	Voltage Reference	ce Configuration	bits							
	0x = VREF is c	connected to VDD	1								
	10 = VREF is c	connected to exte	rnal VREF (RA3/	(AN3)							
	11 = VREF is 0	connected to inte	rnal Fixed Voltag	ge Reference							

REGISTER 9-2: ADCON1: A/D CONTROL REGISTER 1

REGISTER 9-3: ADRES: ADC RESULT REGISTER

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **ADRES<7:0>**: ADC Result Register bits 8-bit conversion result.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1	_	ADCS2	ADCS1	ADCS0	_	_	ADREF1	ADREF0	-00000	-00000
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	11 1111	11 1111
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111	11 1111
ANSELE	_	_	_	_	_	ANSE2	ANSE1	ANSE0	111	111
ADRES				A/D Result	Register Byte	e			xxxx xxxx	uuuu uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
FVRCON	FVRRDY	FVREN	_	_	_	_	ADFVR1	ADFVR0	q000	q000
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
TRISE	_	_	_	_	TRISE3	TRISE2	TRISE1	TRISE0	1111	1111

TABLE 9-2: SUMMARY OF ASSOCIATED ADC REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111	11 1111
APFCON	—	—	—		—	—	SSSEL	CCP2SEL	00	00
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCP2CON	—	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CCPRxL	Capture/Con		xxxx xxxx	uuuu uuuu						
CCPRxH	Capture/Compare/PWM Register X High Byte									uuuu uuuu
INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIE2	—	—	—	-	—	—	—	CCP2IE	0	0
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIR2	—	—	—	-	—	—	—	CCP2IF	0	0
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	00x0 0x00
TMR1L	Holding Regi	ister for the Lo	east Significa	nt Byte of the	16-bit TMR1	Register			xxxx xxxx	uuuu uuuu
TMR1H	Holding Regi	ister for the M	lost Significar	nt Byte of the	16-bit TMR1 F	Register			xxxx xxxx	uuuu uuuu
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

TABLE 15-4:	SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE
-	

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Compare.

15.3.4 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 15-4.

EQUATION 15-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2+1)]}{\log(2)}$$
 bits

Note: If the pulse-width value is greater than the period, the assigned PWM pin(s) will remain unchanged.

TABLE 15-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 15-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

15.3.5 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

15.3.6 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to **Section 7.0** "**Oscillator Module**" for additional details.

15.3.7 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

15.3.8 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Disable the PWM pin (CCPx) output driver(s) by setting the associated TRIS bit(s).
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.

- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See Note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See Note below.
 - Enable the PWM pin (CCPx) output driver(s) by clearing the associated TRIS bit(s).
 - **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

16.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The AUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The AUSART module includes the following capabilities:

- Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Sleep operation

Block diagrams of the AUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

FIGURE 16-1: AUSART TRANSMIT BLOCK DIAGRAM



17.1.2.4 Slave Select Operation

The \overline{SS} pin allows Synchronous Slave mode operation. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPM<3:0> = 0100). The associated TRIS bit for the \overline{SS} pin must be set, making \overline{SS} an input.

In Slave Select mode, when:

- SS = 0, The device operates as specified in Section 17.1.2 "Slave Mode".
- $\overline{SS} = 1$, The SPI module is held in Reset and the SDO pin will be tri-stated.
 - Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPM<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is driven high.
 - 2: If the SPI is used in Slave mode with CKE set, the SS pin control must be enabled.

When the SPI module resets, the bit counter is cleared to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit. Figure 17-6 shows the timing waveform for such a synchronization event.

Note:	SSPSR must be reinitialized by writing to
	the SSPBUF register before the data can
	be clocked out of the slave again.

17.1.2.5 Sleep in Slave Mode

While in Sleep mode, the slave can transmit/receive data. The SPI Transmit/Receive Shift register operates asynchronously to the device on the externally supplied clock source. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the SSP Interrupt Flag bit will be set and if enabled, will wake the device from Sleep.



							c v
SCK (CKP = 0 (%8 x 8)							
SCK (CKP = 1							· · · · · · · · · · · · · · · · · · ·
VATALA 40 869781087			se the be	PSR must be rei SSPBUF registe plocked out of the	nitistized by a before the a sigve again	i writing to data can	()))))))
S(X)							**************************************
SDI (88862 = 0)	bit 7				\rightarrow		
Input Sample (2002 = 0)	<u> </u>		2		<u> </u>		<u></u>
Sisteri Interrupt Pag	: :	8 8 		5 5 5 7	; 		
8557934.40 9599939 <u>5</u>					····· 🖗 ·····		//.

21.0 INSTRUCTION SET SUMMARY

The PIC16(L)F722/3/4/6/7 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 21-1, while the various opcode fields are summarized in Table 21-1.

Table 21-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

21.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTB instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended consequence of clearing the condition that set the RBIF flag.

TABLE 21-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 21-1: GENERAL FORMAT FOR INSTRUCTIONS





BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[<i>label</i>] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[<i>label</i>] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0					
Syntax:	[label] INCFSZ f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0					
Status Affected:	None					
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.					

GOTO	Unconditional Branch					
Syntax:	[<i>label</i>] GOTO k					
Operands:	$0 \leq k \leq 2047$					
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>					
Status Affected:	None					
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.					

IORLW	Inclusive OR literal with W					
Syntax:	[<i>label</i>] IORLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .OR. $k \rightarrow$ (W)					
Status Affected:	Z					
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.					

INCF	Increment f					
Syntax:	[label] INCF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(f) + 1 \rightarrow (destination)					
Status Affected:	Z					
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.					

IORWF	Inclusive OR W with f					
Syntax:	[<i>label</i>] IORWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(W) .OR. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.					

PIC16LF	722/3/4/6	П	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			ns (unless otherwise stated) $^{\circ}C \le TA \le +85^{\circ}C$ for industrial $^{\circ}C \le TA \le +125^{\circ}C$ for extended	
PIC16F7	722/3/4/6/7	7	$\begin{tabular}{ c c c c c } \hline Standard Operating Conditions (unless otherwise stated) \\ Operating temperature & -40^\circ C \leq TA \leq +85^\circ C \ for \ industrial \\ -40^\circ C \leq TA \leq +125^\circ C \ for \ extended \end{tabular}$			ns (unless otherwise stated) $^{\circ}C \le TA \le +85^{\circ}C$ for industrial $^{\circ}C \le TA \le +125^{\circ}C$ for extended	
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage					
		PIC16LF722/3/4/6/7	1.8 1.8 2.3 2.5		3.6 3.6 3.6 3.6	V V V V	Fosc \leq 16 MHz: HFINTOSC, EC Fosc \leq 4 MHz Fosc \leq 20 MHz, EC Fosc \leq 20 MHz, HS
D001		PIC16F722/3/4/6/7	1.8 1.8 2.3 2.5	 	5.5 5.5 5.5 5.5	V V V V	Fosc \leq 16 MHz: HFINTOSC, EC Fosc \leq 4 MHz Fosc \leq 20 MHz, EC Fosc \leq 20 MHz, HS
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾		•			
		PIC16LF722/3/4/6/7	1.5		—	V	Device in Sleep mode
D002*		PIC16F722/3/4/6/7	1.7	_	—	V	Device in Sleep mode
	VPOR*	Power-on Reset Release Voltage	_	1.6	—	V	
	VPORR*	Power-on Reset Rearm Voltage					
		PIC16LF722/3/4/6/7	_	0.8	-	V	Device in Sleep mode
		PIC16F722/3/4/6/7	—	1.7	—	V	Device in Sleep mode
D003	VFVR	Fixed Voltage Reference Voltage, Initial Accuracy	-8 -8 -8		6 6 6	% % %	$ \begin{array}{l} {\sf VFVR} = 1.024{\sf V}, {\sf VDD} \geq 2.5{\sf V} \\ {\sf VFVR} = 2.048{\sf V}, {\sf VDD} \geq 2.5{\sf V} \\ {\sf VFVR} = 4.096{\sf V}, {\sf VDD} \geq 4.75{\sf V}; \\ {\sf -40} \leq {\sf TA} \leq 85^{\circ}{\sf C} \\ \end{array} $
			-8 -8 -8		6 6 6	% % %	$\label{eq:VFVR} \begin{split} &V{\sf FVR} = 1.024V, V{\sf DD} \ge 2.5V \\ &V{\sf FVR} = 2.048V, V{\sf DD} \ge 2.5V \\ &V{\sf FVR} = 4.096V, V{\sf DD} \ge 4.75V; \\ &-40 \le TA \le 125^\circ C \end{split}$
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 3.2 "Power-on Reset (POR)" for details.

23.1 DC Characteristics: PIC16(L)F722/3/4/6/7-I/E (Industrial, Extended)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

23.5 **Thermal Considerations**

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Sym.	Characteristic	Тур.	Units	Conditions	
TH01	θJA	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package	
			80	°C/W	28-pin SOIC package	
			90	°C/W	28-pin SSOP package	
			27.5	°C/W	28-pin UQFN 4x4mm package	
			27.5	°C/W	28-pin QFN 6x6mm package	
			47.2	°C/W	40-pin PDIP package	
			46	°C/W	44-pin TQFP package	
			24.4	°C/W	44-pin QFN 8x8mm package	
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package	
			24	°C/W	28-pin SOIC package	
			24	°C/W	28-pin SSOP package	
			24	°C/W	28-pin UQFN 4x4mm package	
			24	°C/W	28-pin QFN 6x6mm package	
			24.7	°C/W	40-pin PDIP package	
			14.5	°C/W	44-pin TQFP package	
			20	°C/W	44-pin QFN 8x8mm package	
TH03	Тјмах	Maximum Junction Temperature	150	°C		
TH04	PD	Power Dissipation	—	W	PD = PINTERNAL + PI/O	
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾	
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$	
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja ⁽²⁾	

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

3: T_J = Junction Temperature

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Conditions
$\begin{array}{ c c c c c c c } \hline SP71^{*} & TscH & SCK input high time (Slave mode) & Tcr + 20 & - & - & ns \\ \hline SP72^{*} & TscL & SCK input low time (Slave mode) & Tcr + 20 & - & - & ns \\ \hline SP73^{*} & TDIV2scH, & Setup time of SDI data input to SCK edge & 100 & - & - & ns \\ \hline TDIV2scL & ScH2DIL, & Hold time of SDI data input to SCK edge & 100 & - & - & ns \\ \hline SP74^{*} & TscH2DIL, & TscL2DIL & SDO data output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP75^{*} & TDOF & SDO data output fall time & - & 10 & 25 & ns \\ \hline SP77^{*} & TsSH2DOZ & \overline{SS}^{\uparrow} to SDO output high-impedance & 10 & - & 50 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP78^{*} & TscR & SCK & SCK$	
SP72*TSCLSCK input low time (Slave mode)TCY + 20nsSP73*TDIV2SCH, TDIV2SCLSetup time of SDI data input to SCK edge100nsSP74*TSCH2DIL, TSCL2DILHold time of SDI data input to SCK edge100nsSP75*TDORSDO data output rise time $3.0-5.5V$ 1025nsSP76*TDOFSDO data output fall time1025nsSP77*TSSH2DOZ $\overline{SS}\uparrow$ to SDO output high-impedance1050nsSP78*TSCRSCK output rise time $3.0-5.5V$ 1025ns	
$ \begin{array}{ c c c c c c c c } & SP73^{*} & TDIV2SCH, \\ TDIV2SCL & Setup time of SDI data input to SCK edge & 100 & - & - & ns \\ \hline SP74^{*} & TSCH2DIL, \\ TSCL2DIL & Hold time of SDI data input to SCK edge & 100 & - & - & ns \\ \hline SP75^{*} & TDOR & SDO data output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline SP76^{*} & TDOF & SDO data output fall time & - & 10 & 25 & ns \\ \hline SP77^{*} & TSSH2DOZ & \overline{SS}^{\uparrow} to SDO output high-impedance & 10 & - & 50 & ns \\ \hline SP78^{*} & TSCR & SCK output rise time & 3.0-5.5V & - & 10 & 25 & ns \\ \hline \end{array} $	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{ c c c c c c c c } & SP75^{*} & TDOR & SDO data output rise time & 3.0-5.5V & & 10 & 25 & ns & \hline \\ \hline 1.8-5.5V & & 25 & 50 & ns & \hline \\ SP76^{*} & TDOF & SDO data output fall time & & 10 & 25 & ns & \hline \\ SP77^{*} & TSSH2DOZ & \overline{SS}^{\uparrow} \ to \ SDO \ output \ high-impedance & 10 & & 50 & ns & \hline \\ SP78^{*} & TSCR & SCK \ output \ rise \ time & 3.0-5.5V & & 10 & 25 & ns & \hline \\ \end{array} $	
SP76* TDOF SDO data output fall time 1.8-5.5V — 25 50 ns SP76* TDOF SDO data output fall time — 10 25 ns SP77* TssH2DOZ SS↑ to SDO output high-impedance 10 — 50 ns SP78* TscR SCK output rise time 3.0-5.5V — 10 25 ns	
SP76* TDoF SDO data output fall time — 10 25 ns SP77* TssH2DoZ SS↑ to SDO output high-impedance 10 — 50 ns SP78* TscR SCK output rise time 3.0-5.5V — 10 25 ns	
SP77* TssH2DoZ SS↑ to SDO output high-impedance 10 — 50 ns SP78* TscR SCK output rise time 3.0-5.5V — 10 25 ns	
SP78* TSCR SCK output rise time 3.0-5.5V — 10 25 ns	
(Master mode) 1.8-5.5V — 25 50 ns	
SP79* TSCF SCK output fall time (Master mode) — 10 25 ns	
SP80* TscH2DoV, SDO data output valid after SCK 3.0-5.5V — — 50 ns	
TSCL2DOV edge 1.8-5.5V — — 145 ns	
SP81* TDOV2scH, TDOV2scL SDO data output setup to SCK edge Tcy — — ns	
SP82*TssL2DOVSDO data output valid after $\overline{SS}\downarrow$ edge——50ns	
SP83* TscH2ssH, TscL2ssH SS ↑ after SCK edge 1.5Tcy + 40 — — ns	

TABLE 23-11: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

FIGURE 23-20: I²C BUS START/STOP BITS TIMING





FIGURE 24-9: PIC16F722/3/4/6/7 MAXIMUM IDD vs. Fosc OVER VDD, HS MODE, VCAP = 0.1 µF















