



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 368 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 14x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf727-e-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F72X Family Types

| Device | Data Sheet Index | Program Memory Flash (words) | Data SRAM (bytes) | High-Endurance Flash Memory (bytes) | I/O's ⁽²⁾ | 8-bit ADC (ch) | CapSense (ch) | Timers (8/16-bit) | AUSART | SSP (I ² C/SPI) | CCP | Debug ⁽¹⁾ | XLP |
|---------------|------------------|---------------------------------|----------------------|--|----------------------|----------------|---------------|----------------------|--------|----------------------------|-----|----------------------|-----|
| PIC16(L)F707 | (1) | 8192 | 363 | 0 | 36 | 14 | 32 | 4/2 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F720 | (2) | 2048 | 128 | 128 | 18 | 12 | | 2/1 | 1 | 1 | 1 | I | Y |
| PIC16(L)F721 | (2) | 4096 | 256 | 128 | 18 | 12 | | 2/1 | 1 | 1 | 1 | I | Y |
| PIC16(L)F722 | (4) | 2048 | 128 | 0 | 25 | 11 | 8 | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F722A | (3) | 2048 | 128 | 0 | 25 | 11 | 8 | 2/1 | 1 | 1 | 2 | I | Y |
| PIC16(L)F723 | (4) | 4096 | 192 | 0 | 25 | 11 | 8 | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F723A | (3) | 4096 | 192 | 0 | 25 | 11 | 8 | 2/1 | 1 | 1 | 2 | I | Y |
| PIC16(L)F724 | (4) | 4096 | 192 | 0 | 36 | 14 | 16 | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F726 | (4) | 8192 | 368 | 0 | 25 | 11 | 8 | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F727 | (4) | 8192 | 368 | 0 | 36 | 14 | 16 | 2/1 | 1 | 1 | 2 | I | Y |

Note 1: I - Debugging, Integrated on Chip; H - Debugging, Requires Debug Header.

2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

- 1: DS41418 PIC16(L)F707 Data Sheet, 40/44-Pin Flash, 8-bit Microcontrollers
- 2: DS41430 PIC16(L)F720/721 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers
- 3: DS41417 PIC16(L)F722A/723A Data Sheet, 28-Pin Flash, 8-bit Microcontrollers
- 4: DS41341 PIC16(L)F72X Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers

PIC16(L)F722/3/4/6/7

Pin Diagrams - 28-PIN PDIP/SOIC/SSOP/QFN/UQFN (PIC16F722/723/726/PIC16LF722/723/726)



2.2.2.2 OPTION register

The OPTION register, shown in Register 2-2, is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT prescaler
- External RB0/INT interrupt
- Timer0
- Weak pull-ups on PORTB

| Note: | To achieve a 1:1 prescaler assignment for | | | | |
|-------|---|--|--|--|--|
| | Timer0, assign the prescaler to the WDT | | | | |
| | by setting the PSA bit of the | | | | |
| | OPTION_REG register to '1'. Refer to | | | | |
| | Section 11.1.3 "Software | | | | |
| | Programmable Prescaler". | | | | |

REGISTER 2-2: OPTION_REG: OPTION REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 7 | RBPU: PORTB Pull 1 = PORTB pull-ups 0 = PORTB pull-ups | l-up Enable bi s are disabled s are enabled | t by individua | al bits in the WPUB registe | ər | | |
|---------|--|---|--|-----------------------------|----|--|--|
| bit 6 | INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin | | | | | | |
| bit 5 | TOCS: Timer0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) | | | | | | |
| bit 4 | TOSE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin | | | | | | |
| bit 3 | PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module | | | | | | |
| bit 2-0 | PS<2:0>: Prescaler | Rate Select b | oits | | | | |
| | Bit Value | Timer0 Rate | WDT Rate | | | | |
| | 000 001 010 011 100 101 | 1:2 1:4 1:8 1:16 1:32 1:64 | 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 | | | | |

1:128

1:256

1:64

1 : 128

110

111

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-7 shows the two situations for the loading of the PC. The upper example in Figure 2-7 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-7 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-7: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556, Implementing a Table Read* (DS00556).

2.3.2 STACK

All devices have an 8-level x 13-bit wide hardware stack (refer to Figures 2-1 and 2-3). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- Note 1: There are no Status bits to indicate Stack Overflow or Stack Underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 **Program Memory Paging**

All devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

| | ORG 500 | h | | | | | |
|---------|---------|---------|----------------|-----|-------------|--|--|
| | PAGESEL | SUB_P1 | ;Select page 1 | | | | |
| | | | ;(800h-FFFh) | | | | |
| | CALL | SUB1_P1 | ;Call | su | broutine in | | |
| | : | | ;page | 1 | (800h-FFFh) | | |
| | : | | | | | | |
| | ORG | 900h | ;page | 1 | (800h-FFFh) | | |
| SUB1_P1 | | | | | | | |
| | : | | ;calle | ed | subroutine | | |
| | | | ;page | 1 | (800h-FFFh) | | |
| | : | | | | | | |
| | RETURN | | ;retur | m | to | | |
| | | | ;Call | su | broutine | | |
| | | | ;in pa | ıge | 0 | | |
| | | | ;(000h | 1-7 | FFh) | | |
| | | | | | | | |

Note: The contents of the PCLATH register are unchanged after a RETURN or RETFIE instruction is executed. The user must rewrite the contents of the PCLATH register for any subsequent subroutine calls or GOTO instructions.

PIC16(L)F722/3/4/6/7



FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2



FIGURE 3-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD): CASE 3



6.2.2 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the A/D Converter (ADC), refer to the appropriate section in this data sheet.

6.2.2.1 RA0/AN0/SS/VCAP

Figure 6-1 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC
- a slave select input for the SSP⁽¹⁾
- a Voltage Regulator Capacitor pin (PIC16F72X only)

Note: SS pin location may be selected as RA5 or RA0.

6.2.2.2 RA1/AN1

Figure 6-2 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC

6.2.2.3 RA2/AN2

Figure 6-2 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC

6.2.2.4 RA3/AN3/VREF

Figure 6-2 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- · an analog input for the ADC
- a voltage reference input for the ADC

6.2.2.5 RA4/CPS6/T0CKI

Figure 6-3 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- · a capacitive sensing input
- a clock input for Timer0

The Timer0 clock input function works independently of any TRIS register setting. Effectively, if TRISA4 = 0, the PORTA4 register bit will output to the pad and Clock Timer0 at the same time.

6.2.2.6 RA5/AN4/CPS7/SS/VCAP

Figure 6-4 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- · an analog input for the ADC
- a capacitive sensing input
- a slave select input for the SSP⁽¹⁾
- a Voltage Regulator Capacitor pin (PIC16F72X only)

Note: SS pin location may be selected as RA5 or RA0.

6.2.2.7 RA6/OSC2/CLKOUT/VCAP

Figure 6-5 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- a crystal/resonator connection
- · a clock output
- a Voltage Regulator Capacitor pin (PIC16F72X only)

6.2.2.8 RA7/OSC1/CLKIN

Figure 6-6 shows the diagram for this pin. This pin is configurable to function as one of the following:

- a general purpose I/O
- a crystal/resonator connection
- a clock input

PIC16(L)F722/3/4/6/7



| REGISTER 6-13: TRISD: PORTD TRI-STATE REC | GISTER |
|---|--------|
|---|--------|

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 7-0

TRISD<7:0>: PORTD Tri-State Control bits 1 = PORTD pin configured as an input (tri-stated) 0 = PORTD pin configured as an output

Note 1: TRISD is not implemented on PIC16F722/723/726/PIC16LF722/723/726 devices, read as '0'.

REGISTER 6-14: ANSELD: PORTD ANALOG SELECT REGISTER⁽²⁾

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

bit 7-0 **ANSD<7:0>**: Analog Select between Analog or Digital Function on Pins RD<7:0>, respectively 0 = Digital I/O. Pin is assigned to port or Digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital Input buffer disabled.

- **Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.
 - 2: ANSELD register is not implemented on the PIC16F722/723/726/PIC16LF722/723/726. Read as '0'.

Note: PORTD is available on PIC16F724/LF724 and PIC16F727/LF727 only.

6.5.2 RD0/CPS8

Figure 6-21 shows the diagram for these pins. They are configurable to function as one of the following:

- a general purpose I/O
- · a capacitive sensing input

6.5.3 RD1/CPS9

Figure 6-21 shows the diagram for these pins. They are configurable to function as one of the following:

- a general purpose I/O
- · a capacitive sensing input

6.5.4 RD2/CPS10

Figure 6-21 shows the diagram for these pins. They are configurable to function as one of the following:

- a general purpose I/O
- · a capacitive sensing input

6.5.5 RD3/CPS11

Figure 6-21 shows the diagram for these pins. They are configurable to function as one of the following:

- a general purpose I/O
- · a capacitive sensing input

8.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2 registers, Code Protection and Device ID.

8.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 register at 2007h and Configuration Word 2 register at 2008h. These registers are only accessible during programming.

REGISTER 8-1: CONFIG1: CONFIGURATION WORD REGISTER 1

| | | R/P-1 | R/P-1 | U-1 ⁽⁴⁾ | R/P-1 | R/P-1 | R/P-1 |
|--------|---|-------|-------|--------------------|-------|--------|--------|
| _ | — | DEBUG | PLLEN | — | BORV | BOREN1 | BOREN0 |
| bit 15 | | | | | | | bit 8 |

| U-1 ⁽⁴⁾ | R/P-1 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|
| _ | CP | MCLRE | PWRTE | WDTE | FOSC2 | FOSC1 | FOSC0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | P = Programmable bit | | | |
|-------------------|----------------------|-----------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

| bit 13 | DEBUG: In-Circuit Debugger Mode bit 1 = In-Circuit Debugger disabled, RB6/ICSPCLK and RB7/ICSPDAT are general purpose I/O pins 0 = In-Circuit Debugger enabled, RB6/ICSPCLK and RB7/ICSPDAT are dedicated to the debugger |
|---------------------|--|
| bit 12 | PLLEN: INTOSC PLL Enable bit 0 = INTOSC Frequency is 500 kHz 1 = INTOSC Frequency is 16 MHz (32x) |
| bit 11 | Unimplemented: Read as '1' |
| bit 10 | BORV: Brown-out Reset Voltage selection bit 0 = Brown-out Reset Voltage (VBOR) set to 2.5 V nominal 1 = Brown-out Reset Voltage (VBOR) set to 1.9 V nominal |
| bit 9-8 | BOREN<1:0>: Brown-out Reset Selection bits ⁽¹⁾ 0x = BOR disabled (Preconditioned State) 10 = BOR enabled during operation and disabled in Sleep 11 = BOR enabled |
| bit 7 | Unimplemented: Read as '1' |
| bit 6 | CP : Code Protection bit ⁽²⁾ 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled |
| bit 5 | MCLRE: RE3/MCLR pin function select bit ⁽³⁾ 1 = RE3/MCLR pin function is MCLR 0 = RE3/MCLR pin function is digital input, MCLR internally tied to VDD |
| Note 1: 2: 3: | Enabling Brown-out Reset does not automatically enable Power-up Timer. The entire program memory will be erased when the code protection is turned off. When $\overline{\text{MCLR}}$ is asserted in INTOSC or RC mode, the internal clock oscillator is disabled. |

4: MPLAB[®] X IDE masks unimplemented Configuration bits to '0'.

9.1 ADC Configuration

When configuring and using the ADC, the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Results formatting

9.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 6.0 "I/O Ports"** for more information.

Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

9.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 9.2 "ADC Operation"** for more information.

9.1.3 ADC VOLTAGE REFERENCE

The ADREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be either VDD, an external voltage source or the internal Fixed Voltage Reference. The negative voltage reference is always connected to the ground reference. See **Section 10.0** "**Fixed Voltage Reference**" for more details on the Fixed Voltage Reference.

9.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 8-bit conversion requires 10 TAD periods as shown in Figure 9-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 23.0** "**Electrical Specifications**" for more information. Table 9-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

REGISTER 14-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

| U-0 | U-0 | U-0 | U-0 | R/W-0 ⁽²⁾ | R/W-0 | R/W-0 | R/W-0 | |
|-----------------------------------|-------------|------------------|--------------|----------------------|--------|-----------------|--------|--|
| — | | — | — | CPSCH3 | CPSCH2 | CPSCH1 | CPSCH0 | |
| bit 7 | bit 7 bit 0 | | | | | | | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | U = Unimpler | mented bit, read | as '0' | | | |
| -n = Value at POR '1' = Bit is se | | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unkr | nown | |
| | | | | | | | | |

| bit 7-4 | Unimplemented: Read as '0' | | | | | |
|---------|--|--|--|--|--|--|
| bit 3-0 | CPSCH<3:0>: Capacitive Sensing Channel Select bits | | | | | |
| | <u>If CPSON = 0</u> : | | | | | |
| | These bits are ignored. No channel is selected. | | | | | |
| | lf CPSON = 1: | | | | | |
| | 0000 = channel 0, (CPS0) | | | | | |
| | 0001 = channel 1, (CPS1) | | | | | |
| | 0010 = channel 2, (CPS2) | | | | | |
| | 0011 = channel 3, (CPS3) | | | | | |
| | 0100 = channel 4, (CPS4) | | | | | |
| | 0101 = channel 5, (CPS5) | | | | | |
| | 0110 = channel 6, (CPS6) | | | | | |
| | 0111 = channel 7, (CPS7) | | | | | |
| | 1000 = channel 8, (CPS8 ⁽¹⁾) | | | | | |
| | 1001 = channel 9, (CPS9 ⁽¹⁾) | | | | | |
| | 1010 = channel 10, (CPS10 ⁽¹⁾) | | | | | |
| | 1011 = channel 11, (CPS11 ⁽¹⁾) | | | | | |
| | 1100 = channel 12, (CPS12 ⁽¹⁾) | | | | | |
| | 1101 = channel 13, (CPS13 ⁽¹⁾) | | | | | |
| | 1110 = channel 14, (CPS14 ⁽¹⁾) | | | | | |
| | 1111 = channel 15, (CPS15 ⁽¹⁾) | | | | | |

Note 1: These channels are not implemented on the PIC16F722/723/726/PIC16LF722/723/726.

2: This bit is not implemented on PIC16F722/723/726/PIC16LF722/723/726, Read as '0'

| TABLE 14-2: | SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING |
|-------------|---|
|-------------|---|

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|------------|---------|---------|---------|---------|---------|--------|---------|---------|----------------------|---------------------------------|
| ANSELA | _ | _ | ANSA5 | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 11 1111 | 11 1111 |
| ANSELB | | | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 11 1111 | 11 1111 |
| ANSELD | ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 | 1111 1111 | 1111 1111 |
| OPTION_REG | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| T1CON | TMR1CS1 | TMR1CS0 | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | _ | TMR10N | 0000 00-0 | 0000 00-0 |
| T2CON | | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111 | 1111 1111 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 1111 1111 | 1111 1111 |

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the capacitive sensing module.

15.3 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCPx pin. The duty cycle, period and resolution are determined by the following registers:

- PR2
- T2CON
- CCPRxL
- CCPxCON

In Pulse-Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the CCPx pin.

Figure 15-3 shows a simplified block diagram of PWM operation.

Figure 15-4 shows a typical waveform of the PWM signal.

For a step-by-step procedure on how to set up the CCP module for PWM operation, refer to **Section 15.3.8** "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



The PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle).

FIGURE 15-4: CCP PWM OUTPUT



15.3.1 CCPx PIN CONFIGURATION

In PWM mode, the CCPx pin is multiplexed with the PORT data latch. The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Either RC1 or RB3 can be selected as the CCP2 pin. Refer to **Section 6.1** "Alternate Pin Function" for more information.

Note: Clearing the CCPxCON register will relinquish CCPx control of the CCPx pin.

15.3.2 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 15-1.

EQUATION 15-1: PWM PERIOD

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$$
$$(TMR2 Prescale Value)$$
Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

| Note: | The | Timer2 | postscaler | (refer | to | |
|-------|--------|-----------|--------------|------------------------|-------|--|
| | Secti | on 13.1 " | Timer2 Ope | r ation") is r | s not | |
| | used | in the d | etermination | of the PW | /M | |
| | freque | ency. | | | | |

15.3.3 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 15-2 is used to calculate the PWM pulse width.

Equation 15-3 is used to calculate the PWM duty cycle ratio.

EQUATION 15-2: PULSE WIDTH

 $Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

EQUATION 15-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PR2 + 1)}$$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (refer to Figure 15-3).

16.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the AUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

| Note: | If all receive characters in the receive |
|-------|---|
| | FIFO have framing errors, repeated reads |
| | of the RCREG will not clear the FERR bit. |

16.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by setting the AUSART by clearing the SPEN bit of the RCSTA register.

16.1.2.6 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the AUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

16.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit of the PIR1 register. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

21.0 INSTRUCTION SET SUMMARY

The PIC16(L)F722/3/4/6/7 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 21-1, while the various opcode fields are summarized in Table 21-1.

Table 21-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

21.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTB instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended consequence of clearing the condition that set the RBIF flag.

TABLE 21-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|---|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. |
| PC | Program Counter |
| TO | Time-out bit |
| С | Carry bit |
| DC | Digit carry bit |
| Z | Zero bit |
| PD | Power-down bit |

FIGURE 21-1: GENERAL FORMAT FOR INSTRUCTIONS





24.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS











FIGURE 24-13: PIC16F722/3/4/6/7 MAXIMUM IDD vs. VDD OVER Fosc, XT MODE, VCAP = 0.1 µF





PIC16(L)F722/3/4/6/7

FIGURE 24-25: PIC16F722/3/4/6/7 TYPICAL IDD vs. Fosc OVER VDD, INTOSC MODE, VCAP = $0.1 \mu F$













© 2007-2015 Microchip Technology Inc.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | <u>[X]</u> (1) | ¥ | <u>/xx</u> | <u>xxx</u> | Exa | mples: |
|--------------------------|--|--|--|--|----------|--|
| Device | Tape and Reel Option | Temperature Range | Package | Pattern | a) b) | PIC16F722-E/SP 301 = Extended Temp., skinny PDIP package, QTP pattern #301 PIC16F722-I/SO = Industrial Temp., SOIC package |
| Device: | PIC16F722, PIC16 PIC16F723, PIC16 PIC16F724, PIC16 PIC16F726, PIC16 PIC16F726, PIC16 PIC16F727, PIC16 | LF722, PIC16F722 LF723, PIC16F723 LF724, PIC16F724 LF726, PIC16F726 LF727, PIC16F727 | T, PIC16LF72 T, PIC16LF72 T, PIC16LF72 T, PIC16LF72 T, PIC16LF72 T, PIC16LF72 | 22T(1) 23T(1) 24T(1) 26T(1) 27T(1) | | , |
| Tape and Reel Option: | $I = -40^{\circ}C \text{ to}$ $E = -40^{\circ}C \text{ to}$ $MV = \text{Micro Le}$ | +85°C +125°C ad Frame (UQFN) | | | | |
| Temperature Range: | $ \begin{array}{rcl} I & = -40^{\circ}C \ tc \\ E & = -40^{\circ}C \ tc \end{array} $ | o +85°C (Indus o +125°C (Exten | trial) ded) | | Note | e 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering numbers and |
| Package: | ML = Micro Le P = Plastic I PT = TQFP (SO = SOIC SP = Skinny F SS = SSOP | ead Frame (QFN) DIP Thin Quad Flatpack Plastic DIP |) | | | is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. |