



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 13 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 6x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-LSSOP (0.240", 6.10mm Width) |
| Supplier Device Package | 20-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1006cgsp-v0 |

Table 1-1. List of Ordering Part Numbers

(2/12)

| Pin count | Package | Data flash | Fields of Application <small>Note</small> | Ordering Part Number |
|-----------|---|-------------|--|---|
| 25 pins | 25-pin plastic WFLGA (3 × 3 mm, 0.5 mm pitch) | Mounted | A | R5F1008AALA#U0, R5F1008CALA#U0, R5F1008DALA#U0, R5F1008EALA#U0 R5F1008AALA#W0, R5F1008CALA#W0, R5F1008DALA#W0, R5F1008EALA#W0 R5F1008AGLA#U0, R5F1008CGLA#U0, R5F1008DGLA#U0, R5F1008EGLA#U0 R5F1008AGLA#W0, R5F1008CGLA#W0, R5F1008DGLA#W0, R5F1008EGLA#W0 |
| | | | G | R5F1018AALA#U0, R5F1018CALA#U0, R5F1018DALA#U0, R5F1018EALA#U0 R5F1018AALA#W0, R5F1018CALA#W0, R5F1018DALA#W0, R5F1018EALA#W0 |
| 30 pins | 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch) | Mounted | A | R5F100AAASP#V0, R5F100ACASP#V0, R5F100ADASP#V0, R5F100AEASP#V0, R5F100AFASP#V0, R5F100AGASP#V0 R5F100AAASP#X0, R5F100ACASP#X0, R5F100ADASP#X0 R5F100AEASP#X0, R5F100AFASP#X0, R5F100AGASP#X0 R5F100AADSP#V0, R5F100ACDSP#V0, R5F100ADDSP#V0, R5F100AEDSP#V0, R5F100AFDSP#V0, R5F100AGDSP#V0 R5F100AADSP#X0, R5F100ACDSP#X0, R5F100ADDSP#X0, R5F100AEDSP#X0, R5F100AFDSP#X0, R5F100AGDSP#X0 R5F100AAGSP#V0, R5F100ACGSP#V0, R5F100ADGSP#V0, R5F100AEGSP#V0, R5F100AFGSP#V0, R5F100AGGSP#V0 R5F100AAGSP#X0, R5F100ACGSP#X0, R5F100ADGSP#X0, R5F100AEGSP#X0, R5F100AFGSP#X0, R5F100AGGSP#X0 |
| | | | D | R5F101AAASP#V0, R5F101ACASP#V0, R5F101ADASP#V0, R5F101AEASP#V0, R5F101AFASP#V0, R5F101AGASP#V0 R5F101AAASP#X0, R5F101ACASP#X0, R5F101ADASP#X0, R5F101AEASP#X0, R5F101AFASP#X0, R5F101AGASP#X0 R5F101AADSP#V0, R5F101ACDSP#V0, R5F101ADDSP#V0, R5F101AEDSP#V0, R5F101AFDSP#V0, R5F101AGDSP#V0 R5F101AADSP#X0, R5F101ACDSP#X0, R5F101ADDSP#X0, R5F101AEDSP#X0, R5F101AFDSP#X0, R5F101AGDSP#X0 |
| 32 pins | 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch) | Mounted | A | R5F100BAANA#U0, R5F100BCANA#U0, R5F100BDANA#U0, R5F100BEANA#U0, R5F100BFANA#U0, R5F100BGANA#U0 R5F100BAANA#W0, R5F100BCANA#W0, R5F100BDANA#W0, R5F100BEANA#W0, R5F100BFANA#W0, R5F100BGANA#W0 R5F100BADNA#U0, R5F100BCDNA#U0, R5F100BDDNA#U0, R5F100BEDNA#U0, R5F100BFDNA#U0, R5F100BGDNA#U0 R5F100BADNA#W0, R5F100BCDNA#W0, R5F100BDDNA#W0, R5F100BEDNA#W0, R5F100BFDNA#W0, R5F100BGDNA#W0 R5F100BAGNA#U0, R5F100BCGNA#U0, R5F100BDGNA#U0, R5F100BEGNA#U0, R5F100BFGNA#U0, R5F100BGGNA#U0 R5F100BAGNA#W0, R5F100BCGNA#W0, R5F100BDGNA#W0, R5F100BEGNA#W0, R5F100BFGNA#W0, R5F100BGGNA#W0 |
| | | | D | R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0 R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0 |
| | | Not mounted | A | R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0 R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0 |
| | | | D | R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BFDNA#U0, R5F101BGDNA#U0 R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, R5F101BEDNA#W0, R5F101BFDNA#W0, R5F101BGDNA#W0 |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(12/12)


| Pin count | Package | Data flash | Fields of Application ^{Note} | Ordering Part Number |
|-----------|--|------------|---------------------------------------|--|
| 128 pins | 128-pin plastic LQFP (14 × 20 mm, 0.5 mm pitch) | Mounted | A | R5F100SHAFB#V0, R5F100SJAFB#V0, R5F100SKAFB#V0, R5F100SLAFB#V0 R5F100SHAFB#X0, R5F100SJAFB#X0, R5F100SKAFB#X0, R5F100SLAFB#X0 R5F100SHDFB#V0, R5F100SJDFB#V0, R5F100SKDFB#V0, R5F100SLDFB#V0 R5F100SHDFB#X0, R5F100SJDFB#X0, R5F100SKDFB#X0, R5F100SLDFB#X0 |
| | | | D | R5F101SHAFB#V0, R5F101SJAFB#V0, R5F101SKAFB#V0, R5F101SLAFB#V0 R5F101SHAFB#X0, R5F101SJAFB#X0, R5F101SKAFB#X0, R5F101SLAFB#X0 R5F101SHDFB#V0, R5F101SJDFB#V0, R5F101SKDFB#V0, R5F101SLDFB#V0 R5F101SHDFB#X0, R5F101SJDFB#X0, R5F101SKDFB#X0, R5F101SLDFB#X0 |

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.4 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

- 48-pin plastic HWQFN (7×7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.


2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V_{SS}.

1.5 Block Diagram

1.5.1 20-pin products



1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
4. When setting to PIOR = 1

(2/2)

| Item | 20-pin | | 24-pin | | 25-pin | | 30-pin | | 32-pin | | 36-pin | |
|---|---|----------|------------|-----------|------------|-----------|------------|-----------|------------|-----------|------------|-----------|
| | R5F1006x | R5F1016x | R5F1007x | R5F1017x | R5F1008x | R5F1018x | R5F1004Ax | R5F101Ax | R5F100Bx | R5F101Bx | R5F100Cx | R5F101Cx |
| Clock output/buzzer output | – | | 1 | | 1 | | 2 | | 2 | | 2 | |
| | <ul style="list-style-type: none"> • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation) | | | | | | | | | | | |
| 8/10-bit resolution A/D converter | 6 channels | | 6 channels | | 6 channels | | 8 channels | | 8 channels | | 8 channels | |
| Serial interface | <p>[20-pin, 24-pin, 25-pin products]</p> <ul style="list-style-type: none"> • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel <p>[30-pin, 32-pin products]</p> <ul style="list-style-type: none"> • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus): 1 channel <p>[36-pin products]</p> <ul style="list-style-type: none"> • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel | | | | | | | | | | | |
| | I ² C bus | – | 1 channel | 1 channel |
| Multiplier and divider/multiply-accumulator | <ul style="list-style-type: none"> • 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits ÷ 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) | | | | | | | | | | | |
| DMA controller | 2 channels | | | | | | | | | | | |
| Vectored interrupt sources | Internal | 23 | 24 | 24 | 27 | 27 | 27 | 27 | 27 | 27 | 27 | 27 |
| | External | 3 | 5 | 5 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 |
| Key interrupt | – | | | | | | | | | | | |
| Reset | <ul style="list-style-type: none"> • Reset by <u>RESET</u> pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution ^{Note} • Internal reset by RAM parity error • Internal reset by illegal-memory access | | | | | | | | | | | |
| Power-on-reset circuit | <ul style="list-style-type: none"> • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) | | | | | | | | | | | |
| Voltage detector | <ul style="list-style-type: none"> • Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages) | | | | | | | | | | | |
| On-chip debug function | Provided | | | | | | | | | | | |
| Power supply voltage | $V_{DD} = 1.6 \text{ to } 5.5 \text{ V}$ ($T_A = -40 \text{ to } +85^\circ\text{C}$) $V_{DD} = 2.4 \text{ to } 5.5 \text{ V}$ ($T_A = -40 \text{ to } +105^\circ\text{C}$) | | | | | | | | | | | |
| Operating ambient temperature | $T_A = 40 \text{ to } +85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications) $T_A = 40 \text{ to } +105^\circ\text{C}$ (G: Industrial applications) | | | | | | | | | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
3. When setting to PIOR = 1

(2/2)

| Item | 40-pin | | 44-pin | | 48-pin | | 52-pin | | 64-pin | |
|---|--|-----------|-------------|-----------|-------------|-----------|-------------|-----------|-------------|-----------|
| | R5F100EX | R5F101EX | R5F100FX | R5F101FX | R5F100GX | R5F101GX | R5F100JX | R5F101JX | R5F100LX | R5F101LX |
| Clock output/buzzer output | 2 | | 2 | | 2 | | 2 | | 2 | |
| <ul style="list-style-type: none"> • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: $f_{MAIN} = 20$ MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: $f_{SUB} = 32.768$ kHz operation) | | | | | | | | | | |
| 8/10-bit resolution A/D converter | 9 channels | | 10 channels | | 10 channels | | 12 channels | | 12 channels | |
| Serial interface | <p>[40-pin, 44-pin products]</p> <ul style="list-style-type: none"> • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel <p>[48-pin, 52-pin products]</p> <ul style="list-style-type: none"> • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel <p>[64-pin products]</p> <ul style="list-style-type: none"> • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channel • CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel | | | | | | | | | |
| I ² C bus | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel |
| Multiplier and divider/multiply-accumulator | <ul style="list-style-type: none"> • 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits ÷ 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) | | | | | | | | | |
| DMA controller | 2 channels | | | | | | | | | |
| Vectored interrupt sources | Internal | 27 | 27 | 27 | 27 | 27 | 27 | 27 | 27 | 27 |
| | External | 7 | 7 | 10 | 12 | 12 | 13 | 13 | 13 | 13 |
| Key interrupt | 4 | | | | | | | | | |
| Reset | <ul style="list-style-type: none"> • Reset by <u>RESET</u> pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution ^{Note} • Internal reset by RAM parity error • Internal reset by illegal-memory access | | | | | | | | | |
| Power-on-reset circuit | <ul style="list-style-type: none"> • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) | | | | | | | | | |
| Voltage detector | <ul style="list-style-type: none"> • Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages) | | | | | | | | | |
| On-chip debug function | Provided | | | | | | | | | |
| Power supply voltage | $V_{DD} = 1.6$ to 5.5 V ($T_A = -40$ to $+85^\circ\text{C}$) $V_{DD} = 2.4$ to 5.5 V ($T_A = -40$ to $+105^\circ\text{C}$) | | | | | | | | | |
| <R> | Operating ambient temperature | | | | | | | | | |
| | $T_A = 40$ to $+85^\circ\text{C}$ (A: Consumer applications, D: Industrial applications) $T_A = 40$ to $+105^\circ\text{C}$ (G: Industrial applications) | | | | | | | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

| Parameter | Symbol | Conditions | | | | MIN. | TYP. | MAX. | Unit |
|---|-----------|--|--|------------------|--------------------------|------|------|------|---------------|
| Supply current <small>Note 1</small> | I_{DD1} | Operating mode HS (high-speed main) mode <small>Note 5</small> | $f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$ | Basic operation | $V_{DD} = 5.0 \text{ V}$ | | 2.3 | | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 2.3 | | mA |
| | | | | Normal operation | $V_{DD} = 5.0 \text{ V}$ | | 5.2 | 8.5 | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 5.2 | 8.5 | mA |
| | | | $f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$ | Normal operation | $V_{DD} = 5.0 \text{ V}$ | | 4.1 | 6.6 | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 4.1 | 6.6 | mA |
| | | | $f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$ | Normal operation | $V_{DD} = 5.0 \text{ V}$ | | 3.0 | 4.7 | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 3.0 | 4.7 | mA |
| | | LS (low-speed main) mode <small>Note 5</small> | $f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$ | Normal operation | $V_{DD} = 3.0 \text{ V}$ | | 1.3 | 2.1 | mA |
| | | | | | $V_{DD} = 2.0 \text{ V}$ | | 1.3 | 2.1 | mA |
| | | LV (low-voltage main) mode <small>Note 5</small> | $f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$ | Normal operation | $V_{DD} = 3.0 \text{ V}$ | | 1.3 | 1.8 | mA |
| | | | | | $V_{DD} = 2.0 \text{ V}$ | | 1.3 | 1.8 | mA |
| | | HS (high-speed main) mode <small>Note 5</small> | $f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$ | Normal operation | Square wave input | | 3.4 | 5.5 | mA |
| | | | | | Resonator connection | | 3.6 | 5.7 | mA |
| | | | $f_{MX} = 20 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$ | Normal operation | Square wave input | | 3.4 | 5.5 | mA |
| | | | | | Resonator connection | | 3.6 | 5.7 | mA |
| | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 5.0 \text{ V}$ | Normal operation | Square wave input | | 2.1 | 3.2 | mA |
| | | | | | Resonator connection | | 2.1 | 3.2 | mA |
| | | LS (low-speed main) mode <small>Note 5</small> | $f_{MX} = 10 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$ | Normal operation | Square wave input | | 2.1 | 3.2 | mA |
| | | | | | Resonator connection | | 2.1 | 3.2 | mA |
| | | | $f_{MX} = 8 \text{ MHz}^{\text{Note 2}}$, $V_{DD} = 3.0 \text{ V}$ | Normal operation | Square wave input | | 1.2 | 2.0 | mA |
| | | | | | Resonator connection | | 1.2 | 2.0 | mA |
| | | Subsystem clock operation | $f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = -40^\circ\text{C}$ | Normal operation | Square wave input | | 4.8 | 5.9 | μA |
| | | | | | Resonator connection | | 4.9 | 6.0 | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +25^\circ\text{C}$ | Normal operation | Square wave input | | 4.9 | 5.9 | μA |
| | | | | | Resonator connection | | 5.0 | 6.0 | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +50^\circ\text{C}$ | Normal operation | Square wave input | | 5.0 | 7.6 | μA |
| | | | | | Resonator connection | | 5.1 | 7.7 | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +70^\circ\text{C}$ | Normal operation | Square wave input | | 5.2 | 9.3 | μA |
| | | | | | Resonator connection | | 5.3 | 9.4 | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ <small>Note 4</small> $T_A = +85^\circ\text{C}$ | Normal operation | Square wave input | | 5.7 | 13.3 | μA |
| | | | | | Resonator connection | | 5.8 | 13.4 | μA |







(Notes and Remarks are listed on the next page.)

(3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{ss} = EV_{ss0} = EV_{ss1} = 0 \text{ V}$) (1/2)

| Parameter | Symbol | Conditions | | | | | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------|---|---|------------------|--------------------------|--|------|------|------|---------------|
| Supply current ^{Note 1} | I_{DD1} | Operating mode HS (high-speed main) mode ^{Note 5} | $f_{IH} = 32 \text{ MHz}$ ^{Note 3} | Basic operation | $V_{DD} = 5.0 \text{ V}$ | | 2.6 | | | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 2.6 | | | mA |
| | | | $f_{IH} = 24 \text{ MHz}$ ^{Note 3} | Normal operation | $V_{DD} = 5.0 \text{ V}$ | | 6.1 | 9.5 | | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 6.1 | 9.5 | | mA |
| | | LS (low-speed main) mode ^{Note 5} | $f_{IH} = 16 \text{ MHz}$ ^{Note 3} | Normal operation | $V_{DD} = 5.0 \text{ V}$ | | 3.5 | 5.3 | | mA |
| | | | | | $V_{DD} = 3.0 \text{ V}$ | | 3.5 | 5.3 | | mA |
| | | LV (low-voltage main) mode ^{Note 5} | $f_{IH} = 8 \text{ MHz}$ ^{Note 3} | Normal operation | $V_{DD} = 3.0 \text{ V}$ | | 1.5 | 2.3 | | mA |
| | | | | | $V_{DD} = 2.0 \text{ V}$ | | 1.5 | 2.3 | | mA |
| | | HS (high-speed main) mode ^{Note 5} | $f_{MX} = 20 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$ | Normal operation | Square wave input | | 3.9 | 6.1 | | mA |
| | | | | | Resonator connection | | 4.1 | 6.3 | | mA |
| | | | $f_{MX} = 20 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$ | Normal operation | Square wave input | | 3.9 | 6.1 | | mA |
| | | | | | Resonator connection | | 4.1 | 6.3 | | mA |
| | | | $f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$ | Normal operation | Square wave input | | 2.5 | 3.7 | | mA |
| | | | | | Resonator connection | | 2.5 | 3.7 | | mA |
| | | LS (low-speed main) mode ^{Note 5} | $f_{MX} = 8 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$ | Normal operation | Square wave input | | 1.4 | 2.2 | | mA |
| | | | | | Resonator connection | | 1.4 | 2.2 | | mA |
| | | | $f_{MX} = 8 \text{ MHz}$ ^{Note 2} , $V_{DD} = 2.0 \text{ V}$ | Normal operation | Square wave input | | 1.4 | 2.2 | | mA |
| | | | | | Resonator connection | | 1.4 | 2.2 | | mA |
| | | Subsystem clock operation | $f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = -40^\circ\text{C}$ | Normal operation | Square wave input | | 5.4 | 6.5 | | μA |
| | | | | | Resonator connection | | 5.5 | 6.6 | | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +25^\circ\text{C}$ | Normal operation | Square wave input | | 5.5 | 6.5 | | μA |
| | | | | | Resonator connection | | 5.6 | 6.6 | | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +50^\circ\text{C}$ | Normal operation | Square wave input | | 5.6 | 9.4 | | μA |
| | | | | | Resonator connection | | 5.7 | 9.5 | | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +70^\circ\text{C}$ | Normal operation | Square wave input | | 5.9 | 12.0 | | μA |
| | | | | | Resonator connection | | 6.0 | 12.1 | | μA |
| | | | $f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +85^\circ\text{C}$ | Normal operation | Square wave input | | 6.6 | 16.3 | | μA |
| | | | | | Resonator connection | | 6.7 | 16.4 | | μA |

(Notes and Remarks are listed on the next page.)

AC Timing Test Points**External System Clock Timing****TI/TO Timing****Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|--------|--|---------------------------|------|--------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Slp setup time (to SCKp \downarrow) ^{Note 2} | tsIK1 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω | 23 | | 110 | | 110 | | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω | 33 | | 110 | | 110 | | ns |
| Slp hold time (from SCKp \downarrow) ^{Note 2} | tKSI1 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω | 10 | | 10 | | 10 | | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω | 10 | | 10 | | 10 | | ns |
| Delay time from SCKp \uparrow to SO _p output ^{Note 2} | tKS01 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω | | 10 | | 10 | | 10 | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω | | 10 | | 10 | | 10 | ns |

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. R_b[Ω]:Communication line (SCKp, SO_p) pull-up resistance, C_b[F]: Communication line (SCKp, SO_p) load capacitance, V_b[V]: Communication line voltage

2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM number (g = 1)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(2) I²C fast mode $(T_A = -40 \text{ to } +85^\circ\text{C}, 1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}, V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|---------------------|--|--|---------------------------|------|--------------------------|------|----------------------------|------|---------------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | f _{SCL} | Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$ | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| | | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| Setup time of restart condition | t _{SU:STA} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time ^{Note 1} | t _{HD:STA} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time when SCLA0 = "L" | t _{LOW} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 1.3 | | 1.3 | | 1.3 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 1.3 | | 1.3 | | 1.3 | | μs |
| Hold time when SCLA0 = "H" | t _{HIGH} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| Data setup time (reception) | t _{SU:DAT} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 100 | | 100 | | 100 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 100 | | 100 | | 100 | | μs |
| Data hold time (transmission) ^{Note 2} | t _{HD:DAT} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| Setup time of stop condition | t _{SU:STO} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 0.6 | | 0.6 | | 0.6 | | μs |
| Bus-free time | t _{BUF} | 2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 1.3 | | 1.3 | | 1.3 | | μs |
| | | 1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$ | | 1.3 | | 1.3 | | 1.3 | | μs |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

<R> 2. The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.


Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

- (3) When reference voltage (+) = V_{DD} ($\text{ADREFP1} = 0$, $\text{ADREFP0} = 0$), reference voltage (-) = V_{SS} ($\text{ADREFM} = 0$), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$, Reference voltage (+) = V_{DD} , Reference voltage (-) = V_{SS})

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-------------------|--|--|--------------------------------|------|------------|---------------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | 1.2 | ± 7.0 | LSB |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | 1.2 | ± 10.5 | LSB |
| Conversion time | t _{CONV} | 10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI26 | 3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 2.125 | | 39 | μs |
| | | | 2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 3.1875 | | 39 | μs |
| | | | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 57 | | 95 | μs |
| Conversion time | t _{CONV} | 10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | 3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 2.375 | | 39 | μs |
| | | | 2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 3.5625 | | 39 | μs |
| | | | 2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | E _{ZS} | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 0.60 | %FSR |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 0.85 | %FSR |
| Full-scale error ^{Notes 1, 2} | E _{FS} | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 0.60 | %FSR |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 0.85 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 4.0 | LSB |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 6.5 | LSB |
| Differential linearity error ^{Note 1} | DLE | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 2.0 | LSB |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 2.5 | LSB |
| Analog input voltage | V _{AIN} | ANI0 to ANI14 | | 0 | | V_{DD} | V |
| | | ANI16 to ANI26 | | 0 | | EV_{DD0} | V |
| | | Internal reference voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode) | | V_{BGR} ^{Note 4} | | | V |
| | | Temperature sensor output voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode) | | V_{TMPS25} ^{Note 4} | | | V |

- Notes**
- Excludes quantization error ($\pm 1/2$ LSB).
 - This value is indicated as a ratio (%FSR) to the full-scale value.
 - When the conversion time is set to 57 μs (min.) and 95 μs (max.).
 - Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

CSI mode connection diagram (during communication at different potential)

- Remarks**
1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number , n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 3. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number ($mn = 00$))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AV_{REFM}/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM}^{Note 4} = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-------------------|------------------|---------------------------------|------|------|------------------------------------|------|
| Resolution | RES | | | 8 | | bit | |
| Conversion time | t _{CONV} | 8-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | E _{Zs} | 8-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 8-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±2.0 | LSB |
| Differential linearity error ^{Note 1} | DLE | 8-bit resolution | 2.4 V ≤ V _{DD} ≤ 5.5 V | | | ±1.0 | LSB |
| Analog input voltage | V _{AIN} | | | 0 | | V _{BGR} ^{Note 3} | V |

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = V_{SS}, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AV_{REFM}.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AV_{REFM}.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AV_{REFM}.

3.6.2 Temperature sensor/internal reference voltage characteristics


(TA = -40 to +105°C, 2.4 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------------------|--|------|------|------|-------|
| Temperature sensor output voltage | V _{TMP25} | Setting ADS register = 80H, TA = +25°C | | 1.05 | | V |
| Internal reference voltage | V _{BGR} | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | F _{VTMP5} | Temperature sensor that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | t _{AMP} | | 5 | | | μs |

4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAF, R5F100JFAFA, R5F100JGAF, R5F100JHAF, R5F100JJAF,
 R5F100JKAF, R5F100JLAF
 R5F101JCAFA, R5F101JDAFA, R5F101JEAF, R5F101JFAFA, R5F101JGAF, R5F101JHAF, R5F101JJAF,
 R5F101JKAF, R5F101JLAF
 R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JGDFA, R5F100JHDFA, R5F100JJDF,
 R5F100JKDFA, R5F100JLDFA
 R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JGDFA, R5F101JHDFA, R5F101JJDF,
 R5F101JKDFA, R5F101JLDFA
 R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP52-10x10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3 |



| (UNIT:mm) | |
|-----------|-------------|
| ITEM | DIMENSIONS |
| D | 10.00±0.10 |
| E | 10.00±0.10 |
| HD | 12.00±0.20 |
| HE | 12.00±0.20 |
| A | 1.70 MAX. |
| A1 | 0.10±0.05 |
| A2 | 1.40 |
| b | 0.32±0.05 |
| c | 0.145±0.055 |
| L | 0.50±0.15 |
| θ | 0° to 8° |
| e | 0.65 |
| x | 0.13 |
| y | 0.10 |

NOTE

1. Dimensions “*1” and “*2” do not include mold flash.
2. Dimension “*3” does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG,

R5F100LJABG



R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG,

R5F101LJABG

R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG,

R5F100LJGBG

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-VFBGA64-4x4-0.40 | PVBG0064LA-A | P64F1-40-AA2-2 | 0.03 |



©2012 Renesas Electronics Corporation. All rights reserved.

| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 3.00 | Aug 02, 2013 | 81 | Modification of figure of AC Timing Test Points |
| | | 81 | Modification of description and note 3 in (1) During communication at same potential (UART mode) |
| | | 83 | Modification of description in (2) During communication at same potential (CSI mode) |
| | | 84 | Modification of description in (3) During communication at same potential (CSI mode) |
| | | 85 | Modification of description in (4) During communication at same potential (CSI mode) (1/2) |
| | | 86 | Modification of description in (4) During communication at same potential (CSI mode) (2/2) |
| | | 88 | Modification of table in (5) During communication at same potential (simplified I ² C mode) (1/2) |
| | | 89 | Modification of table and caution in (5) During communication at same potential (simplified I ² C mode) (2/2) |
| | | 91 | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) |
| | | 92, 93 | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 94 | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 95 | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2) |
| | | 96 | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2) |
| | | 97 | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3) |
| | | 98 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3) |
| | | 99 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 100 | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 102 | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2) |
| | | 103 | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2) |
| | | 106 | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2) |
| | | 107 | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (2/2) |
| | | 109 | Addition of (1) I ² C standard mode |
| | | 111 | Addition of (2) I ² C fast mode |
| | | 112 | Addition of (3) I ² C fast mode plus |
| | | 112 | Modification of IICA serial transfer timing |
| | | 113 | Addition of table in 2.6.1 A/D converter characteristics |
| | | 113 | Modification of description in 2.6.1 (1) |
| | | 114 | Modification of notes 3 to 5 in 2.6.1 (1) |
| | | 115 | Modification of description and notes 2, 4, and 5 in 2.6.1 (2) |
| | | 116 | Modification of description and notes 3 and 4 in 2.6.1 (3) |
| | | 117 | Modification of description and notes 3 and 4 in 2.6.1 (4) |

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.