

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	15
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 6x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-HWQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f1007cgna-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers


Dia	Destaurs	Data flash		(3/12)
Pin count	Package	Data flash	Fields of Application	Ordering Part Number
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	Mounted	A	R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEALA#W0, R5F100CFALA#W0, R5F100CGALA#W0
			G	R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGLA#U0, R5F100CGGLA#U0 R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGLA#W0, R5F100CGGLA#W0
		Not mounted	A	R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0 R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	Mounted	A	R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0
			D	R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0
			G	R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0
		Not mounted	A	R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0
			D	R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.




1.5.5 32-pin products






1.5.6 36-pin products






1.5.9 48-pin products





1.5.10 52-pin products





- The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
- 4. When setting to PIOR = 1

													
Ite	m	20-	pin	24-	pin	25-	pin	30-	pin	32-	-pin	36	-pin
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	
Clock output/buzze	er output	-	_		1		1		2		2		2
						, 1.25 Mł) MHz op		ИHz, 5 M	Hz, 10 I	ИНz			
8/10-bit resolution	A/D converter	6 chanr	nels	6 chanı	nels	6 chanr	nels	8 chanr	nels	8 chanı	nels	8 chan	nels
Serial interface		 CSI: CSI: [30-pin, CSI: CSI: CSI: (36-pin) CSI: CSI: CSI: CSI: 	1 chann 1 chann 32-pin 1 chann 1 chann 1 chann product 1 chann 1 chann 1 chann	el/simplif products el/simplif el/simplif el/simplif el/simplif el/simplif	fied I ² C: fied I ² C:	1 channe 1 channe 1 channe 1 channe 1 channe 1 channe 1 channe	el/UART el/UART el/UART el/UART el/UART el/UART	: 1 chanr : 1 chanr : 1 chanr (UART s : 1 chanr : 1 chanr	nel nel supportin nel nel	-		channel	
Multiplier and divid	I ² C bus ler/multiply-		_	1 chani	nel	1 chanr	nel	1 chanı	nel	1 chanı	nel	1 chan	nel
accumulator		 16 bits 32 bits 16 bits 	– s × 16 b s ÷ 32 b s × 16 b	1 chanı its = 32 k its = 32 k	nel bits (Uns bits (Uns	1 chanr signed or	nel signed)	1		1 chanı	nel	1 chan	nel
accumulator DMA controller	ler/multiply-	16 bit: 32 bit: 16 bit: 2 chann	- s × 16 b s ÷ 32 b s × 16 b nels	1 chanı its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32	1 chann signed or signed) bits (Uns	nel signed) signed o	r signed)	1	I			
accumulator	ler/multiply-	 16 bit 32 bit 16 bit 2 chann 	- s × 16 b s ÷ 32 b s × 16 b nels 3	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32 24	1 chann signed or signed) bits (Uns	nel signed) signed o 24	or signed)	27		27		27
accumulator DMA controller Vectored interrupt	ler/multiply-	 16 bit 32 bit 16 bit 2 chann 	- s × 16 b s ÷ 32 b s × 16 b nels	1 chani its = 32 k its = 32 k its + 32 k	nel bits (Uns bits (Uns bits = 32	1 chann signed or signed) bits (Uns	nel signed) signed o 24 5	or signed)	1				
accumulator DMA controller Vectored interrupt sources	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 chann 2 chann 9 Rese 9 Intern 9 Intern	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its + 32 b SET pin by watc by volta by volta by volta by RAM	hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 6 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 chann iigned or iigned) bits (Uns 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	nel signed o 24 5	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 nese Interr Interr Interr Interr Interr Interr Interr Powe 	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 t its = 32 t its + 32 t its + 32 t 2 SET pin by watc by powe by volta t by illega by RAM t by illega	hel bits (Uns bits (Uns bits = 32 24 5 5 hdog tim er-on-res ge detect al instruct l parity e al-memo	1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector rry access TYP.)	nel signed o 24 5	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 2 chann 2 chann 2 nese Interr Interr Interr Interr Interr Interr Interr Powe 	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its	hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 24 5 5 1 5 1 5 1 1 5 1 V (1 1.50 V (1 1.57 V to	1 chann igned or igned) bits (Un: 2 bits (Un: 2 channel of the set ctor ctor exector ctor exector ctor exector rry access TYP.)	nel signed o 24 5 cution ™ s	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 4 chann <	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its	hel bits (Uns bits (Uns bits = 32 24 5 24 5 4 5 4 5 4 5 4 5 24 5 5 1 5 1 5 1 5 1 5 1 7 1 5 1 7 1 5 1 7 1 1 5 7 7 1 5 1 7 1 1 5 1 7 1 7	1 chann signed or signed) bits (Uns bits (Uns can be channed) bits (Uns can be channed) can be channed can be channed of comparison	nel signed o 24 5 cution ™ s	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector	ler/multiply-	 16 bit. 32 bit. 16 bit. 2 chann 4 chann 4 chann 5 chann 6 chann 7 chann <	$\frac{1}{5} \times 16 \text{ b}$ $\frac{1}{5}$	1 chani its = 32 b its = 32 b its + 32 b its	hel bits (Uns bits (Uns bits = 32 24 5 4 5 4 5 4 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1 chann igned or igned) bits (Unstantional bits (Unstantional 2 2 	nel signed o 24 5 cution ™ s	r signed)	27		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur Power supply volta	Internal External cuit age	 16 bit. 32 bit. 16 bit. 2 chann 4 chann 5 chann 7 chann <	$\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$	1 chann its = 32 t its = 32 t its = 32 t its + 32 t 2 SET pin t by watc by volta t by illega by RAM t by illega set: 1 reset: 1 f v ($T_a = -$ V ($T_a = -$	nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (1 l.50 V (1 l.63 V to l.63 V to -40 to +1 40 to +1	1 chann igned or igned) bits (Unstantional bits (Unstantional constantional	tel signed o 24 5 cution [№] s	r signed)	27 6		27		27
accumulator DMA controller Vectored interrupt sources Key interrupt Reset Power-on-reset cir Voltage detector On-chip debug fur	Internal External cuit age	• 16 bit • 32 bit • 16 bit 2 chann 2 • Rese • Interr • Interr • Interr • Interr • Interr • Interr • Risin • Rese • Interr • Interr • Interr • Rese • Interr • Interr • Interr • Powe • Risin • Fallin Provide V_{DD} = 1 V_{DD} = 2. T_A = 40	$\frac{-}{s \times 16 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 32 \text{ b}}$ $\frac{s \times 16 \text{ b}}{s \times 16 \text{ b}}$ $s \times 1$	1 channel its = 32 t its = 32 t its = 32 t its = 32 t its + 32 t its + 32 t SET pin by watc by power by volta by illegat by illegat set: 1 it 1	nel pits (Uns pits (Uns pits = 32 24 5 hdog tim er-on-res ge detect al instruct l parity e al-memo l.51 V (T l.50 V (T l.67 V to l.63 V to -40 to +1 r40 to +1 nsumer	1 chann igned or igned) bits (Un: 2 2 her set ctor ry access rry - ry - (YP.) 0 4.06 V (0 3.98 V (B5°C)	nel signed o 24 5 cution ^{№t} s 14 stage 14 stage 14 stage	r signed)	27 6		27		27

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

						1	(2/2)	
Item		80-pin		100-pin		128-pin		
		R5F100Mx R5	F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx	
Clock output/buzzer output 2 2 2						2		
		 2.44 kHz, 4.88 kHz (Main system clock) 256 Hz, 512 Hz, 1.0 (Subsystem clock): 	: fmain = 20 024 kHz, 2.	MHz operation) .048 kHz, 4.096 k	Hz, 8.192 kHz, 1		68 kHz	
8/10-bit resolution	A/D converter	17 channels		20 channels		26 channels		
Serial interface		[80-pin, 100-pin, 128-	pin product	ts]				
		 CSI: 2 channels/sin 	nplified I ² C: nplified I ² C:	2 channels/UAR 2 channels/UAR	T: 1 channel T (UART suppor	ting LIN-bus): 1 c	channel	
	I ² C bus	2 channels		2 channels		2 channels		
Multiplier and divid	der/multiply-	• 16 bits × 16 bits = 32	2 bits (Unsi	igned or signed)				
accumulator		• 32 bits ÷ 32 bits = 32 bits (Unsigned)						
		• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)						
DMA controller		4 channels						
Vectored	Internal	37 37 41						
interrupt sources	External	13	13 13		13			
Key interrupt	I	8 8 8					8	
Reset		Reset by RESET pi Internal reset by wa Internal reset by po Internal reset by vo Internal reset by ille Internal reset by RA Internal reset by ille	ttchdog tim wer-on-res Itage detec gal instruct	et tor tion execution ^{№te} rror				
Power-on-reset ci	rcuit	 Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.) 						
Voltage detector		• Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages)						
On-chip debug fur	nction	Provided						
Power supply volta	age	$V_{_{DD}} = 1.6 \text{ to } 5.5 \text{ V} (T_{_A} = -40 \text{ to } +85^{\circ}\text{C})$ $V_{_{DD}} = 2.4 \text{ to } 5.5 \text{ V} (T_{_A} = -40 \text{ to } +105^{\circ}\text{C})$						
Operating ambien	t temperature	$T_A = 40$ to +85°C (A: Consumer applications, D: Industrial applications) $T_A = 40$ to +105°C (G: Industrial applications)						

<R>


Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$







TCY vs VDD (LS (low-speed main) mode)



Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance
 - r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14),
 h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



(3) I²C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = EV_{DD1} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions			h-speed Mode	LS (low main)	/-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fc∟κ≥ 10 MHz	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	1000		_	_	_	kHz
Setup time of restart condition	tsu:sta	$2.7 V \leq EV_{DD0} \leq 5.8$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			-	_	_	-	μS
Hold time ^{Note 1}	thd:sta	$2.7 V \le EV_{DD0} \le 5.8$	5 V	0.26			_	_	_	μS
Hold time when SCLA0 = "L"	t∟ow	$2.7 V \leq EV_{DD0} \leq 5.8$	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$			_	_	_	-	μS
Hold time when SCLA0 = "H"	tніgн	$2.7 V \le EV_{DD0} \le 5.8$	5 V	0.26		_	_	_	-	μS
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.9$	5 V	50		_	_	_	_	μS
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	5 V	0	0.45	_	_	_	_	μS
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.9$	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$			_	_	_	_	μS
Bus-free time	tвиғ	$2.7 V \le EV_{DD0} \le 5.8$	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$			_	_	-	_	μS


<R>

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$ R5F100xxGxx

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
 - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
 - 4. Please contact Renesas Electronics sales office for derating of operation under $T_A = +85^{\circ}C$ to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

Remark When RL78/G13 is used in the range of $T_A = -40$ to +85°C, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)**.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Ap	pplication
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode Operating voltage range	$\begin{array}{l} \text{HS (high-speed main) mode:} \\ \text{2.7 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 32 MHz} \\ \text{2.4 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 16 MHz} \\ \text{LS (low-speed main) mode:} \\ \text{1.8 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 8 MHz} \\ \text{LV (low-voltage main) mode:} \\ \text{1.6 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 4 MHz} \end{array}$	HS (high-speed main) mode only: 2.7 V \leq V _{DD} \leq 5.5 V@1 MHz to 32 MHz 2.4 V \leq V _{DD} \leq 5.5 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$\begin{array}{l} 1.8 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \\ 1.6 \ V \leq V_{DD} < 1.8 \ V \\ \pm 5.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 5.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$	$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 2.0\% @ \ T_{A} = +85 \ to \ +105^{\circ}C \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$
Serial array unit	UART CSI: fcLk/2 (supporting 16 Mbps), fcLk/4 Simplified I ² C communication	UART CSI: fcLK/4 Simplified I ² C communication
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)

(Remark is listed on the next page.)



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ mA \end{array}$	EV _{DD0} - 0.7			V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Ioh1 = -2.0 mA	EV _{DD0} - 0.6			V
		P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	EV _{DD0} - 0.5			V
	Vон2	P20 to P27, P150 to P156	2.4 V \leq V _{DD} \leq 5.5 V, Іон ₂ = -100 μ А	Vdd - 0.5			V
Output voltage, low	VoL1 P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:optimal_decay}$			0.7	V	
		P90 to P97, P100 to P106, P110 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.6	V
		P117, P120, P125 to P127, P130, P140 to P147	$eq:local_$			0.4	V
			$eq:local_$			0.4	V
	Vol2	P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	VoL3 P60 to P63	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array}$			2.0	V
		$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OL3}} = 5.0 \ mA \end{array}$			0.4	V	
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V	
			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (4/5)

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or Vss, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 32 MHz


2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. file: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{\text{A}}=25^{\circ}\text{C}$




Minimum Instruction Execution Time during Main System Clock Operation






AC Timing Test Points



External System Clock Timing





(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp int	ernal clock
output) (1/3)	

Parameter	Symbol		Conditions	HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time	V,		$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \\ V, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	600		ns
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \\ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1000		ns
			$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \\ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	2300		ns
SCKp high-level width	tкнı	4.0 V ≤ EV _{DD} C _b = 30 pF, F	$_{0} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq V_{b} \leq 4.0 \text{ V},$	tксү1/2 – 150		ns
		2.7 V ≤ EV _{DD} C₀ = 30 pF, F	$_{0}$ < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, R _b = 2.7 kΩ	tkcy1/2 - 340		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 30 \text{ pF}, \text{ F}$	$_{0}$ < 3.3 V, 1.6 V \leq V $_{b}$ \leq 2.0 V, R $_{b}$ = 5.5 k Ω	tксү1/2 – 916		ns
SCKp low-level width	tĸ∟1	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ		tксү1/2 – 24		ns
			2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω			ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}}$ $C_{\text{b}} = 30 \text{ pF}, \text{ F}$	$_{0}$ < 3.3 V, 1.6 V \leq V $_{b}$ \leq 2.0 V, R_{b} = 5.5 k Ω	tkcy1/2 - 100		ns


 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed two pages after the next page.)



CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	0	Conditions	HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time Note 1	tксү2	$4.0~V \leq EV_{\text{DD0}} \leq 5.5$	24 MHz < fмск	28/f мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	24/f мск		ns
		$2.7 \: V {\le} V_b {\le} 4.0 \: V$	8 MHz < fмск ≤ 20 MHz	20/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/f мск		ns
		$2.7~V \leq EV_{DD0} < 4.0$	24 MHz < fмск	40/f мск		ns
		V,	$20 \text{ MHz} < f_{\text{MCK}} \le 24 \text{ MHz}$	32/f мск		ns
		$2.3V{\leq}V_b{\leq}2.7V$	$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	28/f мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	24/fмск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/fмск		ns
		$2.4~V \leq EV_{\text{DD0}} < 3.3$	24 MHz < fмск	96/f мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	72/f мск		ns
		$1.6 V {\le} V_b {\le} 2.0 V$	$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	64/f мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	52/f мск		ns
			4 MHz < fмск ≤ 8 MHz	32/ fмск		ns
			fмск \leq 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		tkcy2/2 - 24		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V \end{array}$		tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{\text{DD0}} < 3. \\ 1.6 \; V \leq V_{\text{b}} \leq 2.0 \; V \end{array}$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{Note2}	tsik2	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		1/fмск + 40		ns
		$\label{eq:states} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} < 3. \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{№te 3}	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{№te 4}	tkso2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5. \\ C_{\text{b}} = 30 \ p\text{F}, \ R_{\text{b}} = 1 \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, .4 k\Omega		2/fмск + 240	ns
		$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ C_{\text{b}} = 30 \ \text{pF}, \ R_{\text{b}} = 2 \end{array}$	0 V, 2.3 V \leq V _b \leq 2.7 V, 2.7 kΩ		2/fмск + 428	ns
			3 V, 1.6 V \leq Vb \leq 2.0 V		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)




4. PACKAGE DRAWINGS

4.1 20-pin Products

R5F1006AASP, R5F1006CASP, R5F1006DASP, R5F1006EASP R5F1016AASP, R5F1016CASP, R5F1016DASP, R5F1016EASP R5F1006ADSP, R5F1006CDSP, R5F1006DDSP, R5F1006EDSP R5F1016ADSP, R5F1016CDSP, R5F1016DDSP, R5F1016EDSP R5F1006AGSP, R5F1006CGSP, R5F1006DGSP, R5F1006EGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP20-0300-0.65	PLSP0020JC-A	S20MC-65-5A4-3	0.12



Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

	()	
D	$0.24^{+0.08}_{-0.07}$	
E	0.1±0.05	
F	1.3±0.1	
G	1.2	
Н	8.1±0.2	
Ι	6.1±0.2	
J	1.0±0.2	
К	0.17±0.03	
L	0.5	
Μ	0.13	
Ν	0.10	
Р	3° ^{+5°} _3°	
Т	0.25	
U	0.6±0.15	


© 2012 Renesas Electronics Corporation. All rights reserved.



4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGLA, R5F100CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023



©2012 Renesas Electronics Corporation. All rights reserved.

