



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 21                                                                                                                                                                            |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 4K x 8                                                                                                                                                                        |
| RAM Size                   | 2K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 8x8/10b                                                                                                                                                                   |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 30-LSSOP (0.240", 6.10mm Width)                                                                                                                                               |
| Supplier Device Package    | 30-LSSOP                                                                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100acdsp-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100acdsp-x0</a> |

Table 1-1. List of Ordering Part Numbers

(3/12)


| Pin count | Package                                          | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------|--------------------------------------------------|-------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 36 pins   | 36-pin plastic WFLGA<br>(4 × 4 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0<br>R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEALA#W0, R5F100CFALA#W0, R5F100CGALA#W0<br>R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGLA#U0, R5F100CGGLA#U0<br>R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGLA#W0, R5F100CGGLA#W0                                                                                                                                                                                                                                                                                                     |
|           |                                                  | Not mounted | A                             | R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0<br>R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 40 pins   | 40-pin plastic HWQFN<br>(6 × 6 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0<br>R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0<br>R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0<br>R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0<br>R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0<br>R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 |
|           |                                                  | Not mounted | A                             | R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0<br>R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0<br>R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0<br>R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0                                                                                                                                                                                                                                     |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.3.2 24-pin products

- 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see 1.4 Pin Identification.

2. It is recommended to connect an exposed die pad to Vss.

## 1.3.11 64-pin products


- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



- Cautions**
1. Make EV<sub>SS0</sub> pin the same potential as V<sub>SS</sub> pin.
  2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>DD0</sub> pin.
  3. Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).

- Remarks**
1. For pin identification, see 1.4 Pin Identification.
  2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD0</sub> pins and connect the V<sub>SS</sub> and EV<sub>SS0</sub> pins to separate ground lines.
  3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5.9 48-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 2.3 DC Characteristics

## 2.3.1 Pin characteristics

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/5)

| Items                                  | Symbol           | Conditions                                                                                                                                                                                 | MIN.                              | TYP. | MAX.                     | Unit |
|----------------------------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|------|--------------------------|------|
| Output current, high <sup>Note 1</sup> | I <sub>OH1</sub> | Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -10.0 <sup>Note 2</sup>  | mA   |
|                                        |                  | Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% <sup>Note 3</sup> )                                                | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -55.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |      | -10.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V |      | -5.0                     | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V |      | -2.5                     | mA   |
|                                        |                  | Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )             | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -80.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |      | -19.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V |      | -10.0                    | mA   |
|                                        |                  |                                                                                                                                                                                            | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V |      | -5.0                     | mA   |
|                                        |                  | Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )                                                                                                                                     | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | -135.0 <sup>Note 4</sup> | mA   |
|                                        | I <sub>OH2</sub> | Per pin for P20 to P27, P150 to P156                                                                                                                                                       | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V   |      | -0.1 <sup>Note 2</sup>   | mA   |
|                                        |                  | Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )                                                                                                                                     | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V   |      | -1.5                     | mA   |

- Notes**
- Value of current at which the device operation is guaranteed even if the current flows from the EV<sub>DD0</sub>, EV<sub>DD1</sub>, V<sub>DD</sub> pins to an output pin.
  - However, do not exceed the total current value.
  - Specification under conditions where the duty factor ≤ 70%.  
The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
    - Total output current of pins = (I<sub>OH</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OH</sub> = -10.0 mA

Total output current of pins = (-10.0 × 0.7)/(80 × 0.01) ≅ -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.
  - The applied current for the products for industrial application (R5F100xxDxx, R5F101xxDxx, R5F100xxGxx) is -100 mA.

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V) (4/5)

| Items                | Symbol           | Conditions                                                                                                                                                                     | MIN.                                                           | TYP.                    | MAX. | Unit |
|----------------------|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-------------------------|------|------|
| Output voltage, high | V <sub>OH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -10.0 mA | E <sub>VDD0</sub> - 1.5 |      | V    |
|                      |                  |                                                                                                                                                                                | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA  | E <sub>VDD0</sub> - 0.7 |      | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -2.0 mA  | E <sub>VDD0</sub> - 0.6 |      | V    |
|                      |                  |                                                                                                                                                                                | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.5 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      |                  |                                                                                                                                                                                | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OH1</sub> = -1.0 mA  | E <sub>VDD0</sub> - 0.5 |      | V    |
|                      | V <sub>OH2</sub> | P20 to P27, P150 to P156                                                                                                                                                       | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = -100 μA    | V <sub>DD</sub> - 0.5   |      | V    |
| Output voltage, low  | V <sub>OL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20 mA    |                         | 1.3  | V    |
|                      |                  |                                                                                                                                                                                | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA   |                         | 0.7  | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 3.0 mA   |                         | 0.6  | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 0.6 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL1</sub> = 0.3 mA   |                         | 0.4  | V    |
|                      | V <sub>OL2</sub> | P20 to P27, P150 to P156                                                                                                                                                       | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 400 μA     |                         | 0.4  | V    |
|                      | V <sub>OL3</sub> | P60 to P63                                                                                                                                                                     | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA  |                         | 2.0  | V    |
|                      |                  |                                                                                                                                                                                | 4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 3.0 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.8 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 2.0 mA   |                         | 0.4  | V    |
|                      |                  |                                                                                                                                                                                | 1.6 V ≤ E <sub>VDD0</sub> < 5.5 V, I <sub>OL3</sub> = 1.0 mA   |                         | 0.4  | V    |

**Caution** P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.


**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**(3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products****( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ ) (1/2)**

| Parameter                        | Symbol                  | Conditions     |                                              |                                                                                              |                  | MIN.                                  | TYP. | MAX. | Unit          |
|----------------------------------|-------------------------|----------------|----------------------------------------------|----------------------------------------------------------------------------------------------|------------------|---------------------------------------|------|------|---------------|
| Supply current <sup>Note 1</sup> | $\text{I}_{\text{DD1}}$ | Operating mode | HS (high-speed main) mode <sup>Note 5</sup>  | $f_{\text{IH}} = 32\text{ MHz}$ <sup>Note 3</sup>                                            | Basic operation  | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 2.6  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 2.6  | mA            |
|                                  |                         |                |                                              |                                                                                              | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 6.1  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 6.1  | mA            |
|                                  |                         |                |                                              | $f_{\text{IH}} = 24\text{ MHz}$ <sup>Note 3</sup>                                            | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 4.8  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 4.8  | mA            |
|                                  |                         |                |                                              | $f_{\text{IH}} = 16\text{ MHz}$ <sup>Note 3</sup>                                            | Normal operation | $\text{V}_{\text{DD}} = 5.0\text{ V}$ |      | 3.5  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 3.5  | mA            |
|                                  |                         |                | LS (low-speed main) mode <sup>Note 5</sup>   | $f_{\text{IH}} = 8\text{ MHz}$ <sup>Note 3</sup>                                             | Normal operation | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 1.5  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | $\text{V}_{\text{DD}} = 2.0\text{ V}$ |      | 1.5  | mA            |
|                                  |                         |                | LV (low-voltage main) mode <sup>Note 5</sup> | $f_{\text{IH}} = 4\text{ MHz}$ <sup>Note 3</sup>                                             | Normal operation | $\text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 1.5  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | $\text{V}_{\text{DD}} = 2.0\text{ V}$ |      | 1.5  | mA            |
|                                  |                         |                | HS (high-speed main) mode <sup>Note 5</sup>  | $f_{\text{MX}} = 20\text{ MHz}$ <sup>Note 2</sup> ,<br>$\text{V}_{\text{DD}} = 5.0\text{ V}$ | Normal operation | Square wave input                     |      | 3.9  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 4.1  | mA            |
|                                  |                         |                |                                              | $f_{\text{MX}} = 20\text{ MHz}$ <sup>Note 2</sup> ,<br>$\text{V}_{\text{DD}} = 3.0\text{ V}$ | Normal operation | Square wave input                     |      | 3.9  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 4.1  | mA            |
|                                  |                         |                |                                              | $f_{\text{MX}} = 10\text{ MHz}$ <sup>Note 2</sup> ,<br>$\text{V}_{\text{DD}} = 5.0\text{ V}$ | Normal operation | Square wave input                     |      | 2.5  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 2.5  | mA            |
|                                  |                         |                |                                              | $f_{\text{MX}} = 10\text{ MHz}$ <sup>Note 2</sup> ,<br>$\text{V}_{\text{DD}} = 3.0\text{ V}$ | Normal operation | Square wave input                     |      | 2.5  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 2.5  | mA            |
|                                  |                         |                | LS (low-speed main) mode <sup>Note 5</sup>   | $f_{\text{MX}} = 8\text{ MHz}$ <sup>Note 2</sup> ,<br>$\text{V}_{\text{DD}} = 3.0\text{ V}$  | Normal operation | Square wave input                     |      | 1.4  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 1.4  | mA            |
|                                  |                         |                |                                              | $f_{\text{MX}} = 8\text{ MHz}$ <sup>Note 2</sup> ,<br>$\text{V}_{\text{DD}} = 2.0\text{ V}$  | Normal operation | Square wave input                     |      | 1.4  | mA            |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 1.4  | mA            |
|                                  |                         |                | Subsystem clock operation                    | $f_{\text{SUB}} = 32.768\text{ kHz}$ <sup>Note 4</sup><br>$T_A = -40^\circ\text{C}$          | Normal operation | Square wave input                     |      | 5.4  | $\mu\text{A}$ |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 5.5  | $\mu\text{A}$ |
|                                  |                         |                |                                              | $f_{\text{SUB}} = 32.768\text{ kHz}$ <sup>Note 4</sup><br>$T_A = +25^\circ\text{C}$          | Normal operation | Square wave input                     |      | 5.5  | $\mu\text{A}$ |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 5.6  | $\mu\text{A}$ |
|                                  |                         |                |                                              | $f_{\text{SUB}} = 32.768\text{ kHz}$ <sup>Note 4</sup><br>$T_A = +50^\circ\text{C}$          | Normal operation | Square wave input                     |      | 5.6  | $\mu\text{A}$ |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 5.7  | $\mu\text{A}$ |
|                                  |                         |                |                                              | $f_{\text{SUB}} = 32.768\text{ kHz}$ <sup>Note 4</sup><br>$T_A = +70^\circ\text{C}$          | Normal operation | Square wave input                     |      | 5.9  | $\mu\text{A}$ |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 6.0  | $\mu\text{A}$ |
|                                  |                         |                |                                              | $f_{\text{SUB}} = 32.768\text{ kHz}$ <sup>Note 4</sup><br>$T_A = +85^\circ\text{C}$          | Normal operation | Square wave input                     |      | 6.6  | $\mu\text{A}$ |
|                                  |                         |                |                                              |                                                                                              |                  | Resonator connection                  |      | 6.7  | $\mu\text{A}$ |

(Notes and Remarks are listed on the next page.)



**UART mode bit width (during communication at different potential) (reference)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  
 $C_b[\text{F}]$ : Communication line (TxDq) load capacitance,  $V_b[\text{V}]$ : Communication line voltage
  2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
  3.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
  4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

**(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)****(T<sub>A</sub> = -40 to +85°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

| Parameter                                                   | Symbol            | Conditions                                                                                                               | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|-------------------------------------------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                                             |                   |                                                                                                                          | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Slp setup time<br>(to SCKp↓) <sup>Note 2</sup>              | t <sub>SIK1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ | 23                        |      | 110                      |      | 110                        |      | ns   |
|                                                             |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ | 33                        |      | 110                      |      | 110                        |      | ns   |
| Slp hold time<br>(from SCKp↓) <sup>Note 2</sup>             | t <sub>KSI1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ | 10                        |      | 10                       |      | 10                         |      | ns   |
|                                                             |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ | 10                        |      | 10                       |      | 10                         |      | ns   |
| Delay time from SCKp↑<br>to<br>SOp output <sup>Note 2</sup> | t <sub>KSO1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 20 pF, R <sub>b</sub> = 1.4 kΩ |                           | 10   |                          | 10   |                            | 10   | ns   |
|                                                             |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 20 pF, R <sub>b</sub> = 2.7 kΩ |                           | 10   |                          | 10   |                            | 10   | ns   |

**Notes** 1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remarks** 1. R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage

2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM number (g = 1)

3. f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKS<sub>mn</sub> bit of serial mode register mn (SMR<sub>mn</sub>). m: Unit number, n: Channel number (mn = 00))

4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (1/2)

| Parameter                         | Symbol            | Conditions                                                                             |                                    | HS (high-speed main) Mode |      | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|-----------------------------------|-------------------|----------------------------------------------------------------------------------------|------------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                                   |                   |                                                                                        |                                    | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time <sup>Note 1</sup> | t <sub>KCY2</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                   | 24 MHz < f <sub>MCK</sub>          | 14/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 12/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 8 MHz < f <sub>MCK</sub> ≤ 20 MHz  | 10/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>        |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |                                                                                        | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>        |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |
|                                   |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                   | 24 MHz < f <sub>MCK</sub>          | 20/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 16/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 14/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 12/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 8/f <sub>MCK</sub>        |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |                                                                                        | f <sub>MCK</sub> ≤ 4 MHz           | 6/f <sub>MCK</sub>        |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |
|                                   |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup> | 24 MHz < f <sub>MCK</sub>          | 48/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz | 36/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 16 MHz < f <sub>MCK</sub> ≤ 20 MHz | 32/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 8 MHz < f <sub>MCK</sub> ≤ 16 MHz  | 26/<br>f <sub>MCK</sub>   |      | —                        |      | —                          |      | ns   |
|                                   |                   |                                                                                        | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz   | 16/<br>f <sub>MCK</sub>   |      | 16/<br>f <sub>MCK</sub>  |      | —                          |      | ns   |
|                                   |                   |                                                                                        | f <sub>MCK</sub> ≤ 4 MHz           | 10/<br>f <sub>MCK</sub>   |      | 10/<br>f <sub>MCK</sub>  |      | 10/<br>f <sub>MCK</sub>    |      | ns   |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel                                                      | Reference Voltage                                                                        |                                                                                    |                                                                                        |
|--------------------------------------------------------------------|------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|
|                                                                    | Reference voltage (+) = AV <sub>REFP</sub><br>Reference voltage (-) = AV <sub>REFM</sub> | Reference voltage (+) = V <sub>DD</sub><br>Reference voltage (-) = V <sub>SS</sub> | Reference voltage (+) = V <sub>BGR</sub><br>Reference voltage (-) = AV <sub>REFM</sub> |
| ANI0 to ANI14                                                      | Refer to 2.6.1 (1).                                                                      | Refer to 2.6.1 (3).                                                                | Refer to 2.6.1 (4).                                                                    |
| ANI16 to ANI26                                                     | Refer to 2.6.1 (2).                                                                      |                                                                                    |                                                                                        |
| Internal reference voltage<br>Temperature sensor output<br>voltage | Refer to 2.6.1 (1).                                                                      |                                                                                    | —                                                                                      |

(1) When reference voltage (+) = AV<sub>REFP</sub>/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV<sub>REFM</sub>/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ AV<sub>REFP</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V)

| Parameter                                      | Symbol            | Conditions                                                                                                                                    | MIN.                                                 | TYP.   | MAX.               | Unit |
|------------------------------------------------|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|--------|--------------------|------|
| Resolution                                     | RES               |                                                                                                                                               | 8                                                    |        | 10                 | bit  |
| Overall error <sup>Note 1</sup>                | AINL              | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   | 1.2    | ±3.5               | LSB  |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> | 1.2    | ±7.0               | LSB  |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: ANI2 to ANI14                                                                                                | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 2.125  | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 3.1875 | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 17     | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 57     | 95                 | μs   |
|                                                |                   | 10-bit resolution<br>Target pin: Internal<br>reference voltage, and<br>temperature sensor<br>output voltage<br>(HS (high-speed main)<br>mode) | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 2.375  | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 3.5625 | 39                 | μs   |
|                                                |                   |                                                                                                                                               | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V                      | 17     | 39                 | μs   |
|                                                |                   |                                                                                                                                               |                                                      |        |                    |      |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>zs</sub>   | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        | ±0.25              | %FSR |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        | ±0.50              | %FSR |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>fs</sub>   | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        | ±0.25              | %FSR |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        | ±0.50              | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        | ±2.5               | LSB  |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        | ±5.0               | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 10-bit resolution<br>AV <sub>REFP</sub> = V <sub>DD</sub> <sup>Note 3</sup>                                                                   | 1.8 V ≤ AV <sub>REFP</sub> ≤ 5.5 V                   |        | ±1.5               | LSB  |
|                                                |                   |                                                                                                                                               | 1.6 V ≤ AV <sub>REFP</sub> ≤ 5.5 V <sup>Note 4</sup> |        | ±2.0               | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  | ANI2 to ANI14                                                                                                                                 | 0                                                    |        | AV <sub>REFP</sub> | V    |
|                                                |                   | Internal reference voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                                    | V <sub>BGR</sub> <sup>Note 5</sup>                   |        |                    | V    |
|                                                |                   | Temperature sensor output voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                             | V <sub>TMPS25</sub> <sup>Note 5</sup>                |        |                    | V    |

(Notes are listed on the next page.)

## 2.6.4 LVD circuit characteristics

**LVD Detection Voltage of Reset Mode and Interrupt Mode**(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter            |                      | Symbol             | Conditions             | MIN. | TYP. | MAX. | Unit |
|----------------------|----------------------|--------------------|------------------------|------|------|------|------|
| Detection voltage    | Supply voltage level | V <sub>LVD0</sub>  | Power supply rise time | 3.98 | 4.06 | 4.14 | V    |
|                      |                      |                    | Power supply fall time | 3.90 | 3.98 | 4.06 | V    |
|                      |                      | V <sub>LVD1</sub>  | Power supply rise time | 3.68 | 3.75 | 3.82 | V    |
|                      |                      |                    | Power supply fall time | 3.60 | 3.67 | 3.74 | V    |
|                      |                      | V <sub>LVD2</sub>  | Power supply rise time | 3.07 | 3.13 | 3.19 | V    |
|                      |                      |                    | Power supply fall time | 3.00 | 3.06 | 3.12 | V    |
|                      |                      | V <sub>LVD3</sub>  | Power supply rise time | 2.96 | 3.02 | 3.08 | V    |
|                      |                      |                    | Power supply fall time | 2.90 | 2.96 | 3.02 | V    |
|                      |                      | V <sub>LVD4</sub>  | Power supply rise time | 2.86 | 2.92 | 2.97 | V    |
|                      |                      |                    | Power supply fall time | 2.80 | 2.86 | 2.91 | V    |
|                      |                      | V <sub>LVD5</sub>  | Power supply rise time | 2.76 | 2.81 | 2.87 | V    |
|                      |                      |                    | Power supply fall time | 2.70 | 2.75 | 2.81 | V    |
|                      |                      | V <sub>LVD6</sub>  | Power supply rise time | 2.66 | 2.71 | 2.76 | V    |
|                      |                      |                    | Power supply fall time | 2.60 | 2.65 | 2.70 | V    |
|                      |                      | V <sub>LVD7</sub>  | Power supply rise time | 2.56 | 2.61 | 2.66 | V    |
|                      |                      |                    | Power supply fall time | 2.50 | 2.55 | 2.60 | V    |
|                      |                      | V <sub>LVD8</sub>  | Power supply rise time | 2.45 | 2.50 | 2.55 | V    |
|                      |                      |                    | Power supply fall time | 2.40 | 2.45 | 2.50 | V    |
|                      |                      | V <sub>LVD9</sub>  | Power supply rise time | 2.05 | 2.09 | 2.13 | V    |
|                      |                      |                    | Power supply fall time | 2.00 | 2.04 | 2.08 | V    |
|                      |                      | V <sub>LVD10</sub> | Power supply rise time | 1.94 | 1.98 | 2.02 | V    |
|                      |                      |                    | Power supply fall time | 1.90 | 1.94 | 1.98 | V    |
|                      |                      | V <sub>LVD11</sub> | Power supply rise time | 1.84 | 1.88 | 1.91 | V    |
|                      |                      |                    | Power supply fall time | 1.80 | 1.84 | 1.87 | V    |
|                      |                      | V <sub>LVD12</sub> | Power supply rise time | 1.74 | 1.77 | 1.81 | V    |
|                      |                      |                    | Power supply fall time | 1.70 | 1.73 | 1.77 | V    |
|                      |                      | V <sub>LVD13</sub> | Power supply rise time | 1.64 | 1.67 | 1.70 | V    |
|                      |                      |                    | Power supply fall time | 1.60 | 1.63 | 1.66 | V    |
| Minimum pulse width  |                      | t <sub>LW</sub>    |                        | 300  |      |      | μs   |
| Detection delay time |                      |                    |                        |      |      | 300  | μs   |

## 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 oscillator characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                                                 | Resonator                               | Conditions                                   | MIN. | TYP.   | MAX. | Unit |
|-----------------------------------------------------------|-----------------------------------------|----------------------------------------------|------|--------|------|------|
| X1 clock oscillation frequency ( $f_x$ ) <sup>Note</sup>  | Ceramic resonator/<br>crystal resonator | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 1.0  |        | 20.0 | MHz  |
|                                                           |                                         | $2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$    | 1.0  |        | 16.0 | MHz  |
| XT1 clock oscillation frequency ( $f_x$ ) <sup>Note</sup> | Crystal resonator                       |                                              | 32   | 32.768 | 35   | kHz  |

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Remark** When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

### 3.2.2 On-chip oscillator characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

| Oscillators                                                         | Parameters | Conditions                    |                                              | MIN.   | TYP. | MAX.   | Unit |
|---------------------------------------------------------------------|------------|-------------------------------|----------------------------------------------|--------|------|--------|------|
| High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup> | $f_{IH}$   |                               |                                              | 1      |      | 32     | MHz  |
| High-speed on-chip oscillator clock frequency accuracy              |            | $-20$ to $+85^\circ\text{C}$  | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $-1.0$ |      | $+1.0$ | %    |
|                                                                     |            | $-40$ to $-20^\circ\text{C}$  | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $-1.5$ |      | $+1.5$ | %    |
|                                                                     |            | $+85$ to $+105^\circ\text{C}$ | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | $-2.0$ |      | $+2.0$ | %    |
| Low-speed on-chip oscillator clock frequency                        | $f_{IL}$   |                               |                                              |        | 15   |        | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy               |            |                               |                                              | $-15$  |      | $+15$  | %    |

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

**2.** This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

- Notes**
1. Total current flowing into  $V_{DD}$  and  $EV_{DD0}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$  or  $V_{SS}$ ,  $EV_{SS0}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $AMPHS1 = 1$  (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 32 MHz  
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$  @ 1 MHz to 16 MHz

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$

**(3) Peripheral Functions (Common to all products)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                                      | Symbol                            | Conditions                       |                                                                                                                                | MIN. | TYP. | MAX.  | Unit          |
|------------------------------------------------|-----------------------------------|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------|------|------|-------|---------------|
| Low-speed on-chip oscillator operating current | $I_{\text{FIL}}$<br>Note 1        |                                  |                                                                                                                                |      | 0.20 |       | $\mu\text{A}$ |
| RTC operating current                          | $I_{\text{RTC}}$<br>Notes 1, 2, 3 |                                  |                                                                                                                                |      | 0.02 |       | $\mu\text{A}$ |
| 12-bit interval timer operating current        | $I_{\text{IT}}$<br>Notes 1, 2, 4  |                                  |                                                                                                                                |      | 0.02 |       | $\mu\text{A}$ |
| Watchdog timer operating current               | $I_{\text{WDT}}$<br>Notes 1, 2, 5 | $f_{\text{IL}} = 15\text{ kHz}$  |                                                                                                                                |      | 0.22 |       | $\mu\text{A}$ |
| A/D converter operating current                | $I_{\text{ADC}}$<br>Notes 1, 6    | When conversion at maximum speed | Normal mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 5.0\text{ V}$                                                   |      | 1.3  | 1.7   | $\text{mA}$   |
|                                                |                                   |                                  | Low voltage mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 3.0\text{ V}$                                              |      | 0.5  | 0.7   | $\text{mA}$   |
| A/D converter reference voltage current        | $I_{\text{ADREF}}$<br>Note 1      |                                  |                                                                                                                                |      | 75.0 |       | $\mu\text{A}$ |
| Temperature sensor operating current           | $I_{\text{TMPS}}$<br>Note 1       |                                  |                                                                                                                                |      | 75.0 |       | $\mu\text{A}$ |
| LVD operating current                          | $I_{\text{LVD}}$<br>Notes 1, 7    |                                  |                                                                                                                                |      | 0.08 |       | $\mu\text{A}$ |
| Self programming operating current             | $I_{\text{FSP}}$<br>Notes 1, 9    |                                  |                                                                                                                                |      | 2.50 | 12.20 | $\text{mA}$   |
| BGO operating current                          | $I_{\text{BGO}}$<br>Notes 1, 8    |                                  |                                                                                                                                |      | 2.50 | 12.20 | $\text{mA}$   |
| SNOOZE operating current                       | $I_{\text{SNOZ}}$<br>Note 1       | ADC operation                    | The mode is performed <sup>Note 10</sup>                                                                                       |      | 0.50 | 1.10  | $\text{mA}$   |
|                                                |                                   |                                  | The A/D conversion operations are performed, Low voltage mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 3.0\text{ V}$ |      | 1.20 | 2.04  | $\text{mA}$   |
|                                                |                                   | CSI/UART operation               |                                                                                                                                |      | 0.70 | 1.54  | $\text{mA}$   |

**Notes** 1. Current flowing to the  $\text{V}_{\text{DD}}$ .

2. When high speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{\text{DD}1}$  or  $I_{\text{DD}2}$ , and  $I_{\text{RTC}}$ , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{\text{FIL}}$  should be added.  $I_{\text{DD}2}$  subsystem clock operation includes the operational current of the real-time clock.4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either  $I_{\text{DD}1}$  or  $I_{\text{DD}2}$ , and  $I_{\text{IT}}$ , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{\text{FIL}}$  should be added.5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of  $I_{\text{DD}1}$ ,  $I_{\text{DD}2}$  or  $I_{\text{DD}3}$  and  $I_{\text{WDT}}$  when the watchdog timer operates.



## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

(T<sub>A</sub> = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter     | Symbol | Conditions   | HS (high-speed main) Mode                                                                                                 |                       | Unit                   |
|---------------|--------|--------------|---------------------------------------------------------------------------------------------------------------------------|-----------------------|------------------------|
|               |        |              | MIN.                                                                                                                      | MAX.                  |                        |
| Transfer rate |        | Transmission | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V                                                      |                       |                        |
|               |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 1.4 kΩ, V <sub>b</sub> = 2.7 V |                       |                        |
|               |        |              |                                                                                                                           | <b>Note 1</b>         | bps                    |
|               |        |              |                                                                                                                           | 2.6 <sup>Note 2</sup> | Mbps                   |
|               |        |              | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V                                                      |                       |                        |
|               |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ, V <sub>b</sub> = 2.3 V |                       |                        |
|               |        |              |                                                                                                                           |                       | <b>Note 3</b>          |
|               |        |              |                                                                                                                           |                       | 1.2 <sup>Note 4</sup>  |
|               |        |              |                                                                                                                           |                       | Mbps                   |
|               |        |              |                                                                                                                           |                       |                        |
|               |        |              | 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V                                                      |                       |                        |
|               |        |              | Theoretical value of the maximum transfer rate<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 5.5 kΩ, V <sub>b</sub> = 1.6 V |                       |                        |
|               |        |              |                                                                                                                           |                       | <b>Note 5</b>          |
|               |        |              |                                                                                                                           |                       | 0.43 <sup>Note 6</sup> |

**Notes 1.** The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV<sub>DD0</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- The smaller maximum transfer rate derived by using f<sub>MCK</sub>/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV<sub>DD0</sub> < 4.0 V and 2.4 V ≤ V<sub>b</sub> ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

## 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter                                       | Symbol              | Conditions                              | HS (high-speed main) Mode |      |           |      | Unit |
|-------------------------------------------------|---------------------|-----------------------------------------|---------------------------|------|-----------|------|------|
|                                                 |                     |                                         | Standard Mode             |      | Fast Mode |      |      |
|                                                 |                     |                                         | MIN.                      | MAX. | MIN.      | MAX. |      |
| SCLA0 clock frequency                           | f <sub>SCL</sub>    | Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz   | –                         | –    | 0         | 400  | kHz  |
|                                                 |                     | Standard mode: f <sub>CLK</sub> ≥ 1 MHz | 0                         | 100  | –         | –    | kHz  |
| Setup time of restart condition                 | t <sub>SU:STA</sub> |                                         | 4.7                       |      | 0.6       |      | μs   |
| Hold time <sup>Note 1</sup>                     | t <sub>HD:STA</sub> |                                         | 4.0                       |      | 0.6       |      | μs   |
| Hold time when SCLA0 = “L”                      | t <sub>LOW</sub>    |                                         | 4.7                       |      | 1.3       |      | μs   |
| Hold time when SCLA0 = “H”                      | t <sub>HIGH</sub>   |                                         | 4.0                       |      | 0.6       |      | μs   |
| Data setup time (reception)                     | t <sub>SU:DAT</sub> |                                         | 250                       |      | 100       |      | ns   |
| Data hold time (transmission) <sup>Note 2</sup> | t <sub>HD:DAT</sub> |                                         | 0                         | 3.45 | 0         | 0.9  | μs   |
| Setup time of stop condition                    | t <sub>SU:STO</sub> |                                         | 4.0                       |      | 0.6       |      | μs   |
| Bus-free time                                   | t <sub>BUF</sub>    |                                         | 4.7                       |      | 1.3       |      | μs   |

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

<R> 2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF, Rb = 2.7 kΩ

Fast mode: Cb = 320 pF, Rb = 1.1 kΩ


IICA serial transfer timing

**Remark** n = 0, 1

## 4.9 48-pin Products

R5F100GAAFB, R5F100GCAFB, R5F100GDAFB, R5F100GEAFB, R5F100GFAFB, R5F100GGAFB,  
 R5F100GHAFB, R5F100GJAFB, R5F100GKAFB, R5F100GLAFB  
 R5F101GAAFB, R5F101GCAFB, R5F101GDAFB, R5F101GEAFB, R5F101GFAFB, R5F101GGAFB,  
 R5F101GHAFB, R5F101GJAFB, R5F101GKAFB, R5F101GLAFB  
 R5F100GADFB, R5F100GCDFB, R5F100GDDFB, R5F100GEDFB, R5F100GFDFB, R5F100GGDFB,  
 R5F100GHDFB, R5F100GJDFB, R5F100GKDFB, R5F100GLDFB  
 R5F101GADFB, R5F101GCDFB, R5F101GDDFB, R5F101GEDFB, R5F101GFDFB, R5F101GGDFB,  
 R5F101GHDFB, R5F101GJDFB, R5F101GKDFB, R5F101GLDFB  
 R5F100GAGFB, R5F100GCGFB, R5F100GDGFB, R5F100GEGFB, R5F100GFGFB, R5F100GGGFB,  
 R5F100GHGFB, R5F100GJGFB


| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16            |



## 4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJAFA,  
 R5F100JKafa, R5F100JLAFA  
 R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JGAFA, R5F101JHAFA, R5F101JJAFA,  
 R5F101JKafa, R5F101JLAFA  
 R5F100JCDAFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JGDFA, R5F100JHDAFA, R5F100JJDFA,  
 R5F100JKDAFA, R5F100JLDFA  
 R5F101JCDAFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JGDFA, R5F101JHDAFA, R5F101JJDFA,  
 R5F101JKDAFA, R5F101JLDFA  
 R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP52-10x10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3             |



© 2012 Renesas Electronics Corporation. All rights reserved.

R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB,  
 R5F100LKAFB, R5F100LLAFB  
 R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,  
 R5F101LJAFB, R5F101LKAFB, R5F101LLAFB  
 R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB,  
 R5F100LKDFB, R5F100LLDFB  
 R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LDFB, R5F101LGDFB, R5F101LHDFB,  
 R5F101LJDFB, R5F101LKDFB, R5F101LLDFB  
 R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB,  
 R5F100LJGFB

| JEITA Package Code   | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35            |

