

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	30-LSSOP (0.240", 6.10mm Width)
Supplier Device Package	30-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100aeasp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

(1/12)

Pin	Package	Data	Fields of	Ordering Part Number
count	. askago	flash	Application Note	S. Golffig Fatt Harrison
20 pins	20-pin plastic LSSOP	Mounted	A	R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0,
20 piris	(7.62 mm (300), 0.65	Mounted	A	R5F1006AASF#V0, R5F1006CASF#V0, R5F1006DASF#V0,
	mm pitch)			R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0,
	min pitch)			R5F1006EASP#X0
			D	R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0,
				R5F1006EDSP#V0
				R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0,
				R5F1006EDSP#X0
			G	R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0,
				R5F1006EGSP#V0
				R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0,
				R5F1006EGSP#X0
		Not	Α	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0,
		mounted		R5F1016EASP#V0
				R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0,
				R5F1016EASP#X0
			D	R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0,
				R5F1016EDSP#V0
				R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0,
				R5F1016EDSP#X0
24 pins	24-pin plastic	Mounted	Α	R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0,
	HWQFN (4 × 4mm,			R5F1007EANA#U0
	0.5 mm pitch)			R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0,
				R5F1007EANA#W0
			D	R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0,
				R5F1007EDNA#U0
				R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0,
				R5F1007EDNA#W0
			G	R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0,
				R5F1007EGNA#U0
				R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0,
				R5F1007EGNA#W0
		Not	Α	R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0,
		mounted		R5F1017EANA#U0
				R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0,
				R5F1017EANA#W0
			D	R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0,
				R5F1017EDNA#U0
				R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0,
				R5F1017EDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(4/12)


Pin count	Package	Data flash	Fields of Application	Ordering Part Number
44 pins	44-pin plastic LQFP (10 × 10 mm, 0.8 mm	Mounted	А	R5F100FAAFP#V0, R5F100FCAFP#V0, R5F100FDAFP#V0, R5F100FEAFP#V0, R5F100FFAFP#V0, R5F100FGAFP#V0,
	pitch)			R5F100FHAFP#V0, R5F100FJAFP#V0, R5F100FKAFP#V0,
	,			R5F100FLAFP#V0
				R5F100FAAFP#X0, R5F100FCAFP#X0, R5F100FDAFP#X0,
				R5F100FEAFP#X0, R5F100FFAFP#X0, R5F100FGAFP#X0,
				R5F100FHAFP#X0, R5F100FJAFP#X0, R5F100FKAFP#X0,
				R5F100FLAFP#X0
			D	R5F100FADFP#V0, R5F100FCDFP#V0, R5F100FDDFP#V0,
				R5F100FEDFP#V0, R5F100FFDFP#V0, R5F100FGDFP#V0,
				R5F100FHDFP#V0, R5F100FJDFP#V0, R5F100FKDFP#V0,
				R5F100FLDFP#V0
				R5F100FADFP#X0, R5F100FCDFP#X0, R5F100FDDFP#X0,
				R5F100FEDFP#X0, R5F100FFDFP#X0, R5F100FGDFP#X0,
				R5F100FHDFP#X0, R5F100FJDFP#X0, R5F100FKDFP#X0,
				R5F100FLDFP#X0
			G	R5F100FAGFP#V0, R5F100FCGFP#V0, R5F100FDGFP#V0,
				R5F100FEGFP#V0, R5F100FFGFP#V0, R5F100FGGFP#V0,
				R5F100FHGFP#V0, R5F100FJGFP#V0
				R5F100FAGFP#X0, R5F100FCGFP#X0, R5F100FDGFP#X0,
				R5F100FEGFP#X0, R5F100FFGFP#X0, R5F100FGGFP#X0,
				R5F100FHGFP#X0, R5F100FJGFP#X0
		Not	Α	R5F101FAAFP#V0, R5F101FCAFP#V0, R5F101FDAFP#V0,
		mounted		R5F101FEAFP#V0, R5F101FFAFP#V0, R5F101FGAFP#V0,
				R5F101FHAFP#V0, R5F101FJAFP#V0, R5F101FKAFP#V0,
				R5F101FLAFP#V0
				R5F101FAAFP#X0, R5F101FCAFP#X0, R5F101FDAFP#X0,
				R5F101FEAFP#X0, R5F101FFAFP#X0, R5F101FGAFP#X0,
				R5F101FHAFP#X0, R5F101FJAFP#X0, R5F101FKAFP#X0,
				R5F101FLAFP#X0
			D	R5F101FADFP#V0, R5F101FCDFP#V0, R5F101FDDFP#V0,
				R5F101FEDFP#V0, R5F101FFDFP#V0, R5F101FGDFP#V0,
				R5F101FHDFP#V0, R5F101FJDFP#V0, R5F101FKDFP#V0,
				R5F101FLDFP#V0
				R5F101FADFP#X0, R5F101FCDFP#X0, R5F101FDDFP#X0,
				R5F101FEDFP#X0, R5F101FFDFP#X0, R5F101FGDFP#X0,
				R5F101FHDFP#X0, R5F101FJDFP#X0, R5F101FKDFP#X0,
				R5F101FLDFP#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



# 1.5.2 24-pin products



## 1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

**3.** The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).

4. When setting to PIOR = 1

11	<b>n</b>	n	١
14	ر2	_	ı

Ite	m	20-	pin	24-	pin	25-	pin	30-	-pin	32	-pin	36	pin		
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	R5F101Cx		
Clock output/buzze	er output		_		1		1		2		2		2		
		2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz     (Main system clock: fmain = 20 MHz operation)													
8/10-bit resolution	A/D converter	6 chanr	nels	6 chanı	nels	6 chanı	nels	8 chan	nels	8 chan	nels	8 chan	nels		
Serial interface		[20-pin,	24-pin,	25-pin p	roducts]										
		• CSI:	1 chann	el/simpli	fied I <sup>2</sup> C:	1 channe	el/UART	: 1 chanı	nel						
		• CSI:	1 chann	el/simpli	fied I <sup>2</sup> C:	1 channe	el/UART	: 1 chanı	nel						
		[30-pin,	32-pin <sub> </sub>	products	]										
		• CSI:	1 chann	el/simplit el/simplit el/simplit	fied I <sup>2</sup> C:	1 channe	el/UART	: 1 chanı	nel	ng LIN-bi	us): 1 ch	annel			
		[36-pin	products	s]											
		<ul> <li>CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel</li> <li>CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel</li> <li>CSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel</li> </ul>													
	I <sup>2</sup> C bus			1 chanı		1 chanı		1 chan		1 chan		1 chan	nel		
Multiplier and divid	der/multiply-	<ul> <li>16 bits × 16 bits = 32 bits (Unsigned or signed)</li> <li>32 bits ÷ 32 bits = 32 bits (Unsigned)</li> <li>16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)</li> </ul>													
DMA controller		2 channels													
Vectored interrupt	Internal	2	23	2	24	2	24	2	27	2	27	2	27		
sources	External	;	3		5		5		6		6		6		
Key interrupt				•				_							
Reset		<ul><li>Interr</li><li>Interr</li><li>Interr</li><li>Interr</li><li>Interr</li></ul>	nal reset nal reset nal reset nal reset	SET pin by watc by power by volta by illega by illega by illega	er-on-res ge detec al instruc I parity e	set ctor tion exec rror		e							
Power-on-reset cir	cuit		er-on-res er-down-	set: 1	I.51 V (T I.50 V (T	,									
Voltage detector			g edge : ig edge			4.06 V ( 3.98 V (	_								
On-chip debug fun	ection	Provide	ed												
Power supply volta	age	V <sub>DD</sub> = 1	.6 to 5.5	V (T <sub>A</sub> =	-40 to +8	35°C)									
		$V_{DD} = 2$	4 to 5.5	V (T <sub>A</sub> = -	40 to +1	05°C)									
Operating ambient	t temperature			C (A: Co i°C (G: Ir				ndustria	l applica	tions )					
		14 - 40	10 T 100	. o (a. 11	idudilidi	αργιισατι	0110)								

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

(2/2)

						(2/2)			
Ite	m	80-	pin	100	-pin	128	3-pin		
		R5F100Mx	R5F101Mx	R5F100Px	R5F101Px	R5F100Sx	R5F101Sx		
Clock output/buzz	er output	2 2 2							
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz							
		(Main system clock: fmain = 20 MHz operation)							
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz							
0/40 1 "	A /D	(Subsystem clock: fsuB = 32.768 kHz operation)							
8/10-bit resolution	A/D converter	17 channels		20 channels		26 channels			
Serial interface			, 128-pin product						
			•	2 channels/UAR					
			•	2 channels/UAR 2 channels/UAR		tina I IN-hus): 1 (	channel		
			•	2 channels/UAR		ung En v buoj. T c	onamo:		
	I <sup>2</sup> C bus	2 channels	·	2 channels		2 channels			
Multiplier and divid	der/multiply-	• 16 bits × 16 bi	ts = 32 bits (Uns	igned or signed)					
accumulator		• 32 bits ÷ 32 bi	ts = 32 bits (Uns	igned)					
		• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)							
DMA controller		4 channels							
Vectored	Internal	37 37			41				
interrupt sources	External		13	1	3		13		
Key interrupt			8	1	8	8			
Reset		Reset by RES							
			by watchdog tim						
			by power-on-res by voltage detec						
				tion execution Note					
			by RAM parity e						
		Internal reset by illegal-memory access							
Power-on-reset cir	rcuit	Power-on-res	et: 1.51 V (TY	P.)					
		Power-down-	reset: 1.50 V (TY	P.)					
Voltage detector		Rising edge :		.06 V (14 stages)	)				
		Falling edge: 1.63 V to 3.98 V (14 stages)							
On-chip debug fur	nction	Provided							
Power supply volta	age	$V_{DD} = 1.6 \text{ to } 5.5$	$V (T_A = -40 \text{ to } +8$	5°C)					
		$V_{DD} = 2.4 \text{ to } 5.5 \text{ V } (T_A = -40 \text{ to } +105^{\circ}\text{C})$							
Operating ambien	t temperature	$T_A = 40 \text{ to } +85^\circ$	C (A: Consumer	applications, D: Ir	ndustrial applicat	ions)			
		$T_A = 40 \text{ to } +105$	°C (G: Industrial	applications)					
		1							



Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



#### 2.2 Oscillator Characteristics

## 2.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) <sup>Note</sup>	crystal resonator	$2.4~V \leq V_{DD} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{DD} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	MHz
XT1 clock oscillation frequency (fx) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

## 2.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6~V \leq V_{DD} < 1.8~V$	-5.0		+5.0	%
		–40 to −20 °C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \le V_{DD} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (1/2)

(Ta = -40 to +85°C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions	HS (hig		LS (low main)	-speed	LV (low- main)	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 2/fclk	$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 20 \; pF, \; R_b = 1.4 \\ &k\Omega \end{aligned} $	200		1150		1150		ns
			$\begin{split} & 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ & 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ & C_{\text{b}} = 20 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \\ & \text{k}\Omega \end{split}$	300		1150		1150		ns
SCKp high-level width	tкнı	$4.0 \text{ V} \leq \text{EV}_{DD}$ $2.7 \text{ V} \leq \text{V}_{b} \leq 6$ $C_{b} = 20 \text{ pF, F}$	4.0 V,	tксү1/2 — 50		tксу1/2 — 50		tксү1/2 — 50		ns
		$2.7 \text{ V} \leq \text{EV}_{DD}$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.2 \text{ C}$ $C_{b} = 20 \text{ pF, F}$	2.7 V,	tксу1/2 — 120		tксу1/2 — 120		tксу1/2 — 120		ns
SCKp low-level width	tĸL1	$4.0 \text{ V} \leq \text{EV}_{DD}$ $2.7 \text{ V} \leq \text{V}_{b} \leq 6$ $C_{b} = 20 \text{ pF, F}$	4.0 V,	tксү1/2 — 7		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		ns
		$2.7 \text{ V} \leq \text{EV}_{DD}$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2$ $C_{b} = 20 \text{ pF, F}$	2.7 V,	tксу <sub>1</sub> /2 – 10		tксү1/2 — 50		tксү1/2 — 50		ns
SIp setup time (to SCKp↑) Note 1	tsıĸı	$4.0 \text{ V} \leq \text{EV}_{DD}$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4$ $C_{b} = 20 \text{ pF, F}$	4.0 V,	58		479		479		ns
		$2.7 \text{ V} \leq \text{EV}_{DD}$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2$ $C_{b} = 20 \text{ pF, F}$	2.7 V,	121		479		479		ns
SIp hold time (from SCKp↑) Note 1	tksi1	$4.0 \text{ V} \leq \text{EV}_{DD}$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4$ $C_{b} = 20 \text{ pF, F}$	4.0 V,	10		10		10		ns
		$2.7 \text{ V} \le \text{EV}_{DD}$ $2.3 \text{ V} \le \text{V}_{b} \le 3$ $C_{b} = 20 \text{ pF}, \text{ F}$	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$4.0 \text{ V} \leq \text{EV}_{DD}$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ C}$ $C_{b} = 20 \text{ pF, F}$	o ≤ 5.5 V, 4.0 V,		60		60		60	ns
		$2.7 \text{ V} \le \text{EV}_{DD}$ $2.3 \text{ V} \le \text{V}_{b} \le 2$ $C_{b} = 20 \text{ pF, F}$	o < 4.0 V, 2.7 V,		130		130		130	ns

(Notes, Caution, and Remarks are listed on the next page.)

# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (1/2)$ 

Parameter	Symbol	l .	≤ VDD ≤ 5.5 V, Vss =	HS (	high- main) ode	LS (low		-	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1		$4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$	24 MHz < fмск	14/ fмск		_		_		ns
			20 MHz < fмcκ ≤ 24 MHz	12/ fмск						ns
			8 MHz < fмcк ≤ 20 MHz	10/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fmck ≤ 4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	24 MHz < fмск	20/ fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	16/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/ fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/ fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/ fмск		_		ns
			fмск ≤ 4 MHz	6/ƒмск		10/ fмск		10/ fмск		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}}$	24 MHz < fмск	48/ fмск		_		_		ns
		2	20 MHz < fмcк ≤ 24 MHz	36/ fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	32/ fмск		_		_		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	26/ fмск						ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	16/ fмск		16/ fмск		_		ns
			fмcк ≤ 4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

## 2.5.2 Serial interface IICA

## (1) I2C standard mode

(Ta = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	С	Conditions	, ,	h-speed Mode	,	v-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
		mode:	1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0	100	0	100	0	100	kHz
		fc∟k≥ 1 MHz	1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	_	_	0	100	0	100	kHz
Setup time of restart	tsu:sta	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
condition		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	_	_	4.7		4.7		μS
Hold time <sup>Note 1</sup>	thd:STA	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	_	_	4.0		4.0		μS
Hold time when SCLA0 =	tLOW	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
" <u>L</u> "		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	_	_	4.7		4.7		μS
Hold time when SCLA0 =	tніgн	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
"H"		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	_	_	4.0		4.0		μS
Data setup time	tsu:dat	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	250		250		250		ns
(reception)		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	250		250		250		ns
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	250		250		250		ns
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	-	_	250		250		ns
Data hold time	thd:dat	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μS
(transmission)Note 2		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	_	_	0	3.45	0	3.45	μS
Setup time of stop	tsu:sto	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
condition		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	-	_	4.0		4.0		μS
Bus-free time	<b>t</b> BUF	2.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.8 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.7 V ≤ EV <sub>DD0</sub> :	≤ 5.5 V	4.7		4.7		4.7		μS
		1.6 V ≤ EV <sub>DD0</sub> ≤	≤ 5.5 V	_	_	4.7		4.7		μS

(Notes, Caution and Remark are listed on the next page.)



- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - **3.** When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.
    - Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AV<sub>REFP</sub> =  $V_{DD}$ .
    - Zero-scale error/Full-scale error: Add  $\pm 0.05\%FSR$  to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
    - Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
  - **4.** Values when the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
  - 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

(Ta = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)


Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		V <sub>BGR</sub> Note 3	<b>V</b>

- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - 3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
  - 4. When reference voltage (-) = Vss, the MAX. values are as follows.
    Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.
    Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.
    Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

## 2.10 Timing of Entry to Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuіліт	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μS
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

tsu: Time to release the external reset after the TOOL0 pin is set to the low level

thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$  (4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, Nohi	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = $-3.0 \text{ mA}$	EV <sub>DD0</sub> – 0.7			٧	
	D00 to D07 D100 to D100 D110 to	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV <sub>DD0</sub> – 0.6			٧	
	P117, P120, P125 to P127, P13 P140 to P147	P117, P120, P125 to P127, P130, P140 to P147	$2.4~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OH1} = -1.5~mA$	EV <sub>DD0</sub> – 0.5			V
	V <sub>OH2</sub>	P20 to P27, P150 to P156	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ Iон2 = $-100 \ \mu \text{ A}$	V <sub>DD</sub> – 0.5			V
Output voltage, low	P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 8.5~mA$			0.7	V	
		$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 3.0~mA$			0.6	V	
		$2.7~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$			0.4	V	
		$2.4~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 0.6~mA$			0.4	V	
	V <sub>OL2</sub>	P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
Vol3	P60 to P63	$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 15.0~mA$			2.0	V	
		$4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 5.0~mA$			0.4	V	
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{Iol3} = 3.0 \text{ mA}$			0.4	V
			$2.4~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 2.0~mA$			0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 3.4 AC Characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Items	Symbol		Condition	3	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main	HS (high-speed	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0.03125		1	μS
instruction execution time)		system clock (fmain) operation	main) mode	n) mode $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem of operation	clock (fsua)	$2.4~V \le V_{DD} \le 5.5~V$	28.5	30.5	31.3	μS
		In the self	HS (high-speed	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μS
		programming mode	main) mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
External system clock frequency	fex	$2.7 \text{ V} \leq \text{V}_{DD} \leq$	5.5 V		1.0		20.0	MHz
		2.4 V ≤ V <sub>DD</sub> <	< 2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high-	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns	
level width, low-level width		2.4 V ≤ V <sub>DD</sub> <	$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$		30			ns
	texhs, texhs				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтін, tті∟				1/fмск+10			ns <sup>Note</sup>
TO00 to TO07, TO10 to TO17	<b>f</b> то	HS (high-spe	eed 4.0 V	≤ EV <sub>DD0</sub> ≤ 5.5 V			16	MHz
output frequency		main) mode	2.7 V	≤ EV <sub>DD0</sub> < 4.0 V			8	MHz
			2.4 V	≤ EV <sub>DD0</sub> < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	fpcL	HS (high-spe	eed 4.0 V	$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V			16	MHz
frequency		main) mode	2.7 V	≤ EV <sub>DD0</sub> < 4.0 V			8	MHz
			2.4 V	≤ EV <sub>DD0</sub> < 2.7 V			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4 V	$\leq V_{DD} \leq 5.5 \text{ V}$	1			μS
low-level width	tintl	INTP1 to INT	TP11 2.4 V	$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	1			μS
Key interrupt input low-level width	<b>t</b> KR	KR0 to KR7	2.4 V	$\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V	250			ns
RESET low-level width	trsl				10			μS


**Note** The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$  $2.4V \le EV_{DD0} < 2.7 \text{ V}$ : MIN. 125 ns

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

# Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 01, 02, 10, 12, 13)

# 3.6.5 Power supply voltage rising slope characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 3.4 AC Characteristics.

## 3.7 RAM Data Retention Characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.44 <sup>Note</sup>		5.5	٧

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



# 3.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclk	$2.4~V \leq V \text{DD} \leq 5.5~V$	1		32	MHz
Number of code flash rewrites	Cerwr	Retained for 20 years  TA = 85°C Note 4	1,000			Times
Number of data flash rewrites		Retained for 1 years TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C Note 4	100,000			
		Retained for 20 years  TA = 85°C Note 4	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  - 2. When using flash memory programmer and Renesas Electronics self programming library.
  - **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  - 4. This temperature is the average value at which data are retained.

# 3.9 Dedicated Flash Memory Programmer Communication (UART)


## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps


## 4.5 32-pin Products


R5F100BAANA, R5F100BCANA, R5F100BDANA, R5F100BEANA, R5F100BFANA, R5F100BGANA R5F101BAANA, R5F101BCANA, R5F101BDANA, R5F101BEANA, R5F101BFANA, R5F101BGANA R5F100BADNA, R5F100BCDNA, R5F100BDDNA, R5F100BEDNA, R5F100BFDNA, R5F100BGDNA R5F101BADNA, R5F101BCDNA, R5F101BDDNA, R5F101BEDNA, R5F100BGGNA, R5F100BGNA, R5F100BGN

JEITA Package code	RENESAS code	Previous code	MASS (TYP.)[g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-5	0.06









Referance	Dimens	sion in Mil	limeters
Symbol	Min	Nom	Max
D	4.95	5.00	5.05
E	4.95	5.00	5.05
А			0.80
A <sub>1</sub>	0.00	_	
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
х			0.05
у			0.05
Z <sub>D</sub>		0.75	
Z <sub>E</sub>		0.75	
C <sub>2</sub>	0.15	0.20	0.25
D <sub>2</sub>		3.50	_
E <sub>2</sub>		3.50	

©2013 Renesas Electronics Corporation. All rights reserved.

### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.