

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	32-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100bcana-u0

Table 1-1. List of Ordering Part Numbers

(5/12)


Pin	Package	Data	Fields of	Ordering Part Number
count		flash	Application	
			Note	
48 pins	48-pin plastic	Mounted	Α	R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0,
	LFQFP (7×7 mm,			R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0,
	0.5 mm pitch)			R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0,
				R5F100GLAFB#V0
				R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0,
				R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0,
				R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0,
				R5F100GLAFB#X0
			D	R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0,
				R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0,
				R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0,
				R5F100GLDFB#V0
				R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0,
				R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0,
				R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0,
				R5F100GLDFB#X0
			G	R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0,
				R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0,
				R5F100GHGFB#V0, R5F100GJGFB#V0
				R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0,
				R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0,
				R5F100GHGFB#X0, R5F100GJGFB#X0
		Not	Α	R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0,
		mounted		R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0,
				R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0,
				R5F101GLAFB#V0
				R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0,
				R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0,
				R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0,
				R5F101GLAFB#X0
			D	R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0,
				R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0,
				R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0,
				R5F101GLDFB#V0
				R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0,
				R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0,
1				R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0,
				R5F101GLDFB#X0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.6 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	Α	В	С	D	E	F	
6	P60/SCLA0	V _{DD}	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62	P61/SDAA0	Vss	REGC	RESET	P120/ANI19	5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/(SCLA0) /(TI03)/(TO03)	P31/TI03/TO03/ INTP4/ PCLBUZ0	P00/TI00/TxD1	P01/TO00/RxD1	4
3	P50/INTP1/ SI11/SDA11	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02)	P22/ANI2	P20/ANI0/ AV _{REFP}	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK11/SCL11	P16/TI01/TO01/ INTP5/(RxD0)	P12/SO00/ TxD0/TOOLTxD /(TI05)/(TO05)	P11/SI00/RxD0/ TOOLRxD/ SDA00/(TI06)/ (TO06)	P24/ANI4	P23/ANI3	2
1	P51/INTP2/ SO11	P17/Tl02/TO02/ (TxD0)	P13/TxD2/ SO20/(SDAA0)/ (TI04)/(TO04)	P10/SCK00/ SCL00/(TI07)/ (T007)	P147/ANI18	P25/ANI5	1
	Α	В	С	D	F	F	


Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.3.10 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.3.12 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 x 12 mm, 0.5 mm pitch)



- Cautions 1. Make EVsso pin the same potential as Vss pin.
 - 2. Make VDD pin the potential that is higher than EVDDO pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the Vss and EV_{SS0} pins to separate ground lines.
 - **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.

Absolute Maximum Ratings (TA = 25°C) (2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	І ОН2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	lo _{L1}	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
	lo _{L2}	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal operati	on mode	-40 to +85	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (3/5)


Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		0.8EV _{DD0}		EV _{DD0}	V
	V _{IH2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	2.2		EV _{DD0}	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EVDDO EVDDO VDD 6.0 VDD 0.2EVDDO	V
			TTL input buffer 1.6 V ≤ EV _{DD0} < 3.3 V	1.5		EV _{DD0}	V
	V _{IH3}	P20 to P27, P150 to P156		0.7V _{DD}		V _{DD}	٧
	V _{IH4}	P60 to P63		0.7EV _{DD0}		6.0	٧
	V _{IH5}	P121 to P124, P137, EXCLK, EXCL	KS, RESET	0.8V _{DD}		V _{DD}	٧
Input voltage, low	V _{IL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	,	0		0.2EV _{DD0}	V
	V _{IL2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
			TTL input buffer 0 0.32 1.6 V ≤ EV _{DD0} < 3.3 V		0.32	V	
	V _{IL3}	P20 to P27, P150 to P156		0		0.3V _{DD}	٧
	V _{IL4}	P60 to P63		0		EVDDO EVDDO VDD 6.0 VDD 0.2EVDDO 0.8 0.5 0.32	٧
	V _{IL5}	P121 to P124, P137, EXCLK, EXCL	KS, RESET	0		0.2V _{DD}	٧

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1	ransfer rate Note 1 2.4 V≤		odo ≤ 5.5 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.8 V ≤ EV	$_{\text{DD0}} \leq 5.5 \text{ V}$		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ EV	$000 \le 5.5 \text{ V}$		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
1.6 V			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.6 V ≤ EV	$000 \le 5.5 \text{ V}$	_	_		fMCK/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3	_			1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EVDDO < VDD.

 $2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 2.7 \text{ V} : \text{MAX. } 2.6 \text{ Mbps}$ $1.8 \text{ V} \le \text{EV}_{\text{DDO}} < 2.4 \text{ V} : \text{MAX. } 1.3 \text{ Mbps}$ $1.6 \text{ V} \le \text{EV}_{\text{DDO}} < 1.8 \text{ V} : \text{MAX. } 0.6 \text{ Mbps}$

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

 $16~MHz~(2.4~V \leq V_{DD} \leq 5.5~V)$

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	, ,	h-speed Mode	,	/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$4.0~V \le EV_{DD0} \le 5.5$	20 MHz < fмск	8/fмск		_		_		ns
Note 5		V	fмск ≤ 20 MHz	6/ƒмск		6/fмск		6/fмск		ns
		$2.7~V \leq EV_{DD0} \leq 5.5$	16 MHz < fмск	8/fмск		_		_		ns
		V	fмск ≤ 16 MHz	6/ƒмск		6/fмск		6/fмск		ns
		$2.4~V \le EV_{DD0} \le 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
	$1.8~V \le EV_{DD0} \le 5.5~V$			6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5	V	_		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tkH2, tkL2	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 7		tксү2/2 - 7		tkcy2/2 -7		ns
		$2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		tксу2/2 — 8		tксу2/2 - 8		tkcy2/2 -8		ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		tксү2/2 – 18		tксу2/2 - 18		tксу2/2 - 18		ns
	1.7 V ≤ EV _{DD0} ≤ 5.5 V			tксү2/2 — 66		tксү2/2 - 66		tkcy2/2 - 66		ns
		1.6 V ≤ EV _{DD0} ≤ 5.5	V	_		tксү2/2 - 66		tkcy2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)

3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln{(1-\frac{2.0}{V_b})}\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $EV_{DD0} \ge V_b$.
- **6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln \ (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)





(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	` `	h-speed Mode	`	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸı	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	81		479		479		ns
		$C_b = 30$ pF, $R_b = 1.4$ k Ω							
			177		479		479		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$ \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array} $	479		479		479		ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							
SIp hold time (from SCKp↑) Note 1	t KSI1	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $	19		19		19		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $	19		19		19		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array}$	19		19		19		ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							
Delay time from SCKp↓ to	tkso1	$ \begin{array}{c} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} $		100		100		100	ns
SOp output Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$							
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $		195		195		195	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$							
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		483		483		483	ns
		$C_b = 30$ pF, $R_b = 5.5$ k Ω							

Notes

- 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 2. Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI26

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$		1.2	±5.0	LSB
		EVDD0 = AV _{REFP} = V _{DD} Notes 3, 4	$\begin{array}{ c c c }\hline 1.6 \ V \leq AV_{REFP} \leq 5.5 \ V^{Note} \\ & & \\ &$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target ANI pin : ANI16 to	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
		ANI26	$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq AV_{REFP} \leq 5.5~V$			±0.35	%FSR
		EVDD0 = AVREFP = VDD Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.35	%FSR
		EVDD0 = AVREFP = VDD Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V^{Note}$			±0.60	%FSR
Integral linearity error ^{Note}	ILE	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±3.5	LSB
1		EVDD0 = AVREFP = VDD Notes 3, 4	$1.6~V \le AV_{REFP} \le 5.5~V^{Note}$			±6.0	LSB
Differential linearity	DLE	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±2.0	LSB
error ^{Note 1}		EVDD0 = AVREFP = VDD Notes 3, 4	$1.6~V \le AV_{REFP} \le 5.5~V^{Note}$			±2.5	LSB
Analog input voltage	VAIN	ANI16 to ANI26	,	0		AVREFP and EVDD0	٧

- **Notes 1.** Excludes quantization error (±1/2 LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

- **4.** When $AV_{REFP} < EV_{DD0} \le V_{DD}$, the MAX. values are as follows.
 - Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

3.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (Ta = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	I _{DD1}	Operating mode	HS (high- speed main)	fih = 32 MHz ^{Note 3}	Basic operatio	V _{DD} = 5.0 V		2.1		mA
Note 1		mode	mode Note 5		n	V _{DD} = 3.0 V		2.1		mA
					Normal	V _{DD} = 5.0 V		4.6	7.5	mA
					operatio n	V _{DD} = 3.0 V		4.6	7.5	mA
				fin = 24 MHz Note 3	Normal	V _{DD} = 5.0 V		3.7	5.8	mA
					operatio n	V _{DD} = 3.0 V		3.7	5.8	mA
				fih = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.7	4.2	mA
					operatio n	V _{DD} = 3.0 V		2.7	4.2	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.9	mA
			speed main) mode Note 5	$V_{DD} = 5.0 \text{ V}$	operatio n	Resonator connection		3.2	5.0	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.9	mA
				$V_{DD} = 3.0 \text{ V}$	operatio n	Resonator connection		3.2	5.0	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		1.9	2.9	mA
			V _{DD} = 5.0 V	operatio n	Resonator connection		1.9	2.9	mA	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.9	mA
				$V_{DD} = 3.0 \text{ V}$	operatio n	Resonator connection		1.9	2.9	mA
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.1	4.9	μΑ
			clock operation	$T_A = -40^{\circ}C$ opera	operatio n	Resonator connection		4.2	5.0	μΑ
				fsub = 32.768 kHz	Normal	Square wave input		4.1	4.9	μΑ
				T _A = +25°C	operatio n	Resonator connection		4.2	5.0	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		4.2	5.5	μΑ
				Note 4 $T_A = +50^{\circ}C$	operatio n	Resonator connection		4.3	5.6	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		4.3	6.3	μΑ
				Note 4 $T_A = +70^{\circ}C$	operatio n	Resonator connection		4.4	6.4	μА
				fsuB = 32.768 kHz	Normal	Square wave input		4.6	7.7	μΑ
		Note 4 $T_A = +85^{\circ}C$	operation	Resonator connection		4.7	7.8	μА		
				fsus = 32.768 kHz	Normal	Square wave input		6.9	19.7	μΑ
				Note 4 $T_A = +105^{\circ}C$	operation	Resonator connection		7.0	19.8	μΑ

(Notes and Remarks are listed on the next page.)

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	250		ns
			$2.4~V \leq EV_{DD0} \leq 5.5~V$	500		ns
SCKp high-/low-level width	t кн1,	4.0 V ≤ EV _{DD}	₀₀ ≤ 5.5 V	tkcy1/2 - 24		ns
	t _{KL1}	2.7 V ≤ EV _{DD}	₀₀ ≤ 5.5 V	tkcy1/2 - 36		ns
		2.4 V ≤ EV _{DD}	₀₀ ≤ 5.5 V	tkcy1/2 - 76		ns
SIp setup time (to SCKp↑) Note 1	tsıĸ1	4.0 V ≤ EV _{DD}	₀₀ ≤ 5.5 V	66		ns
		2.7 V ≤ EV _{DD}	₀₀ ≤ 5.5 V	66		ns
		2.4 V ≤ EV _{DD}	₀₀ ≤ 5.5 V	113		ns
SIp hold time (from SCKp↑) Note 2	t KSI1			38		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note	o 4		50	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3).
 - g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00 to 03, 10 to 13))

(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Cond	ditions	HS (high-speed ma	in) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tkcy2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	16/fмск		ns
		V	fмcк ≤ 20 MHz	12/fмск		ns
		2.7 V ≤ EV _{DD0} ≤ 5.5	16 MHz < fмск	16/fмск		ns
		V	fмck ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		16/fмск		ns
				12/fмcк and 1000		ns
SCKp high-/low-level	t кн2,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ M}$	V	tkcy2/2 – 14		ns
width	t _{KL2}	$2.7~V \leq EV_{DD0} \leq 5.5$	V	tkcy2/2 – 16		ns
		2.4 V ≤ EV _{DD0} ≤ 5.5	V	tkcy2/2 - 36		ns
SIp setup time	tsık2	$2.7~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+40		ns
(to SCKp↑) Note 1		$2.4~V \leq EV_{DD0} \leq 5.5$	V	1/fмск+60		ns
SIp hold time (from SCKp↑) Note 2	tksi2	2.4 V ≤ EV _{DD0} ≤ 5.5	V	1/fмск+62		ns
Delay time from SCKp↓ to SOp output	tkso2	C = 30 pF Note 4	$2.7~V \leq EV_{DD0} \leq 5.5$ V		2/fмск+66	ns
Note 3			$2.4~V \leq EV_{DD0} \leq 5.5$ V		2/fмск+113	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)
 - 2. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode connection diagram (during communication at same potential)



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions		Conditions HS (high-speed main) Mo		Unit	
					MIN.	MAX.		
Transfer rate		Transmission	ransmission 4.0 V ≤ EV _{DD0} ≤ 5.5			Note 1	bps	
			$V,$ $2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 1.4 \ k\Omega, \ V_b = 2.7 \ V$		2.6 Note 2	Mbps	
			2.7 V ≤ EV _{DD0} < 4.0			Note 3	bps	
		$\begin{array}{c} V,\\ 2.3\;V \leq V_b \leq 2.7\;V \end{array}$		$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega, \ V_b = 2.3 \ V$		1.2 Note 4	Mbps
			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3$			Note 5	bps	
			$V,$ $1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 V$		0.43 Note 6	Mbps	

Notes 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD0} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DDO} < 4.0 V and 2.4 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
			MIN.	MAX.		
SCKp cycle time Note 1	tkcy2	$4.0~V \le EV_{DD0} \le 5.5$	24 MHz < fмск	28/fмск		ns
		V,	20 MHz < fмcк ≤ 24 MHz	24/fмск		ns
		$2.7 \; V \leq V_b \leq 4.0 \; V$	8 MHz < fмcк ≤ 20 MHz	20/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0$	24 MHz < fмск	40/fмск		ns
		V,	20 MHz < fмcк ≤ 24 MHz	32/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмск ≤ 20 MHz	28/fмск		ns
			8 MHz < fмск ≤ 16 MHz	24/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3$	24 MHz < fмск	96/fмск		ns
		V,	20 MHz < fмск ≤ 24 MHz	72/fмск		ns
		$1.6 \text{ V} \le V_b \le 2.0 \text{ V}$	16 MHz < fмcк ≤ 20 MHz	64/fмск		ns
			8 MHz < fмск ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_b \leq 4.0 \text{ V} \\ \\ 2.7 & \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_b \leq 2.7 \text{ V} \end{aligned}$		tkcy2/2 - 24		ns
				txcy2/2 - 36		ns
		$ 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{Note 2} $		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) Note2	tsik2	$ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, $ $ 2.7 \ V \leq V_b \leq 4.0 \ V $		1/fмск + 40		ns
		$ 2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V} $		1/fмск + 40		ns
		$ 2.4 \ V \le EV_{DD0} < 3.3 \ V, $ $ 1.6 \ V \le V_b \le 2.0 \ V $		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fmck + 62		ns
Delay time from SCKp↓ to SOp output Note 4	C ₁ 2. C ₁ 2.	$4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$			2/fмск + 240	ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2$	0 V, 2.3 V \leq V _b \leq 2.7 V, 2.7 kΩ		2/fмск + 428	ns
		$2.4~V \leq EV_{DD0} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V$ $C_b = 30~pF,~R_b = 5.5~k\Omega$			2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall errorNote 1	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14, ANI16 to ANI26	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
		(high-speed main) mode)					
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Full-scale errorNotes 1, 2	Ers	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$			±2.0	LSB
Analog input voltage	og input voltage Vain ANI0 to ANI14			0		V _{DD}	V
		ANI16 to ANI26		0		EV _{DD0}	V
		Internal reference voltage output (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 3		V	
		Temperature sensor output voltage (2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode)		VTMPS25 Note 3		3	V


Notes 1. Excludes quantization error (±1/2 LSB).


- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGLA, R5F100CGGLA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-WFLGA36-4x4-0.50	PWLG0036KA-A	P36FC-50-AA4-2	0.023





©2012 Renesas Electronics Corporation. All rights reserved.

R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GHANA, R5F100GHANA, R5F100GKANA, R5F100GKANA, R5F100GKANA, R5F100GKANA


R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GHANA, R5F101GHANA, R5F101GHANA, R5F101GKANA, R5F101GKANA, R5F101GLANA

R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA


R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA


R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GHGNA, R5F100GJGNA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-6	0.13











Referance	Dimension in Millimeters			
Symbol	Min	Nom	Max	
D	6.95	7.00	7.05	
Е	6.95	7.00	7.05	
Α			0.80	
A ₁	0.00		_	
b	0.18	0.25	0.30	
е		0.50	_	
Lp	0.30	0.40	0.50	
Х			0.05	
у			0.05	
Z _D		0.75		
Z _E		0.75		
C ₂	0.15	0.20	0.25	
D ₂		5.50	_	
E ₂		5.50	_	

©2013 Renesas Electronics Corporation. All rights reserved.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.