

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 31  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 10x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LQFP   |
| Supplier Device Package    | 44-LQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fcafp-50 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers


(12/12)

| Pin count | Package  | Data flash     | Fields of Application Note | Ordering Part Number   |
|-----------|--|----------------|----------------------------|--|
| 128 pins  | 128-pin plastic LFQFP<br>(14 × 20 mm, 0.5 mm<br>pitch) | Mounted        | A<br>D                     | R5F100SHAFB#V0, R5F100SJAFB#V0,<br>R5F100SKAFB#V0, R5F100SLAFB#V0<br>R5F100SHAFB#X0, R5F100SJAFB#X0,<br>R5F100SKAFB#X0, R5F100SLAFB#X0<br>R5F100SHDFB#V0, R5F100SJDFB#V0,<br>R5F100SKDFB#V0, R5F100SJDFB#V0<br>R5F100SHDFB#X0, R5F100SJDFB#X0. |
|           |  |                |                            | R5F100SKDFB#X0, R5F100SLDFB#X0   |
|           |  | Not<br>mounted | A                          | R5F101SHAFB#V0, R5F101SJAFB#V0,<br>R5F101SKAFB#V0, R5F101SLAFB#V0<br>R5F101SHAFB#X0, R5F101SJAFB#X0,<br>R5F101SKAFB#X0, R5F101SLAFB#X0   |
|           |  |                | D                          | R5F101SHDFB#V0, R5F101SJDFB#V0,<br>R5F101SKDFB#V0, R5F101SLDFB#V0<br>R5F101SHDFB#X0, R5F101SJDFB#X0,<br>R5F101SKDFB#X0, R5F101SLDFB#X0   |


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.5.2 24-pin products




## 1.5.5 32-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 1.5.6 36-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

### 1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 1.5.12 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

#### 1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

|                                       |   |   |   |                                   |                                     |                               |  |  |                       |   |                     | (1/2  | )                  |
|---------------------------------------|---|---|---|-----------------------------------|-------------------------------------|-------------------------------|--|--|-----------------------|---|---------------------|---|--------------------|
|                                       | Item                                      | 20-   | pin   | 24-                               | pin                                 | 25                            | -pin                                       | 30-  | pin                   | 32-   | pin                 | 36-   | pin                |
|                                       |   | R5F1006x  | R5F1016x  | R5F1007x                          | R5F1017x                            | R5F1008x                      | R5F1018x                                   | R5F100Ax   | R5F101Ax              | R5F100Bx                                      | R5F101Bx            | R5F100Cx                                    | R5F101Cx           |
| Code flash me                         | emory (KB)                                | 16 to   | o 64  | 16 t                              | o 64                                | 16 t                          | o 64                                       | 16 to  | 128                   | 16 to   | 128                 | 16 to                                       | 128                |
| Data flash me                         | mory (KB)                                 | 4   | _   | 4                                 | -                                   | 4                             | =  | 4 to 8   | =                     | 4 to 8  | -                   | 4 to 8                                      | =                  |
| RAM (KB)                              |   | 2 to  | 4 <sup>Note1</sup>  | 2 to                              | 4 <sup>Note1</sup>                  | 2 to                          | 4 <sup>Note1</sup>                         | 2 to 1   | 2 <sup>Note1</sup>    | 2 to <sup>-</sup>                             | 12 <sup>Note1</sup> | 2 to 1                                      | 2 <sup>Note1</sup> |
| Address space                         | е   | 1 MB  |   |                                   |                                     |                               |  |  |                       |   |                     |   |                    |
| Main system clock                     | High-speed system clock                   | HS (Hig<br>HS (Hig<br>LS (Lov   | jh-speed<br>jh-speed<br>v-speed   | I main) m<br>I main) m<br>main) m | node: 1 t<br>node: 1 t<br>ode: 1 tc | o 20 MH<br>o 16 MH<br>o 8 MHz | z (V <sub>DD</sub> =  z (V <sub>DD</sub> = | tem cloc<br>2.7 to 5.<br>2.4 to 5.<br>8 to 5.5<br>1.6 to 5.5 | 5 V),<br>5 V),<br>V), | (EXCLK)                                       |                     |   |                    |
|                                       | High-speed on-chip oscillator             | HS (Hig<br>LS (Lov  | HS (High-speed main) mode: 1 to 32 MHz ( $V_{DD}$ = 2.7 to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD}$ = 2.4 to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD}$ = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD}$ = 1.6 to 5.5 V) |                                   |                                     |                               |  |  |                       |   |                     |   |                    |
| Subsystem clo                         | ock                                       |   |   |                                   |                                     |                               | -  | -  |                       |   |                     |   |                    |
| Low-speed on                          | n-chip oscillator                         | 15 kHz (TYP.)   |   |                                   |                                     |                               |  |  |                       |   |                     |   |                    |
| General-purpo                         | ose registers                             | (8-bit register $\times$ 8) $\times$ 4 banks  |   |                                   |                                     |                               |  |  |                       |   |                     |   |                    |
| Minimum instr                         | ruction execution time                    | 0.03125   | 5 μs (Hig   | h-speed                           | on-chip                             | oscillato                     | r: fін = 3                                 | 2 MHz op   | peration              | )   |                     |   |                    |
|                                       |   | 0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)   |   |                                   |                                     |                               |  |  |                       |   |                     |   |                    |
| Instruction set                       | t   | <ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul> |   |                                   |                                     |                               |  |  |                       |   |                     |   |                    |
| I/O port                              | Total                                     | 1   | 6   | 2                                 | 0                                   | 2                             | 21   | 2  | 6                     | 2   | 8                   | 3   | 2                  |
|                                       | CMOS I/O                                  | 1<br>(N-ch C<br>[Vpp wit<br>voltag  | D.D. I/O<br>thstand   | (N-ch C                           | 5<br>D.D. I/O<br>thstand<br>ge]: 6) | (N-ch (                       | 5<br>D.D. I/O<br>thstand<br>ge]: 6)        | 2<br>(N-ch C<br>[V <sub>DD</sub> wit<br>voltag               | D.D. I/O<br>thstand   | 2<br>(N-ch (<br>[V <sub>DD</sub> wi<br>voltag | thstand             | (N-ch C<br>[V <sub>DD</sub> with<br>voltage | thstand            |
|                                       | CMOS input                                | 3   | 3   | ;                                 | 3                                   | ;                             | 3  | 3  | 3                     | ;   | 3                   | 3   | 3                  |
|                                       | CMOS output                               | -   | -   | -                                 | -                                   |                               | 1  | _  | -                     | -   | -                   | -   | -                  |
|                                       | N-ch O.D. I/O<br>(withstand voltage: 6 V) | =   | _   | 2                                 | 2                                   | :                             | 2  | 2  | 2                     | (   | 3                   | 3   | 3                  |
| Timer                                 | 16-bit timer                              |   |   |                                   |                                     |                               | 8 cha                                      | nnels  |                       |   |                     |   |                    |
|                                       | Watchdog timer                            |   |   |                                   |                                     |                               | 1 cha                                      | annel  |                       |   |                     |   |                    |
|                                       | Real-time clock (RTC)                     |   |   |                                   |                                     |                               | 1 chan                                     | nel Note 2   |                       |   |                     |   |                    |
|                                       | 12-bit interval timer (IT)                |   |   |                                   |                                     |                               | 1 cha                                      | annel  |                       |   |                     |   |                    |
|                                       | Timer output                              | 3 chann<br>(PWM c<br>2 Note 3)  |   | 4 chanr<br>(PWM                   | nels<br>outputs:                    | 3 Note 3)                     |  |  |                       | M output<br>M output                          |                     |   |                    |
|                                       | RTC output                                |   |   |                                   |                                     |                               | =  | =  |                       |   |                     |   |                    |
| · · · · · · · · · · · · · · · · · · · |   |   |   |                                   |                                     |                               |  |  |                       |   |                     |   |                    |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C): Start address FF300H R5F100xE, R5F101xE (x = 6 to 8, A to C): Start address FEF00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

2. Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fill) is selected

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (4/5)$ 

| Items                   | Symbol           | Conditions  |  | MIN.                    | TYP. | MAX. | Unit |
|-------------------------|------------------|---|--|-------------------------|------|------|------|
| Output voltage,<br>high | V <sub>OH1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64   | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -10.0 mA  | EV <sub>DD0</sub> –     |      |      | V    |
|                         |                  | to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106, P110 to  | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = $-3.0 \text{ mA}$   | EV <sub>DD0</sub> – 0.7 |      |      | V    |
|                         |                  | P117, P120, P125 to P127, P130,<br>P140 to P147   | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -2.0 mA   | EV <sub>DD0</sub> – 0.6 |      |      | V    |
|                         |                  |   | $\label{eq:loss_loss} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$                    | EV <sub>DD0</sub> – 0.5 |      |      | ٧    |
|                         |                  | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ $I_{\text{OH1}} = -1.0 \text{ mA}$                          | EV <sub>DD0</sub> – 0.5  |                         |      | V    |      |
|                         | V <sub>OH2</sub> | P20 to P27, P150 to P156  | 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V,<br>Іон2 = $-100~\mu$ A  | V <sub>DD</sub> - 0.5   |      |      | V    |
| Output voltage,<br>low  | V <sub>OL1</sub> | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64   | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 20~mA$  |                         |      | 1.3  | ٧    |
|                         |                  | to P67, P70 to P77, P80 to P87,<br>P90 to P97, P100 to P106, P110 to<br>P117, P120, P125 to P127, P130,<br>P140 to P147 | $\label{eq:loss_state} \begin{cases} 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ \\ \text{Iol1} = 8.5 \text{ mA} \end{cases}$ |                         |      | 0.7  | >    |
|                         |                  |   | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ $I_{\text{OL1}} = 3.0~\text{mA}$  |                         |      | 0.6  | >    |
|                         |                  |   | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$   |                         |      | 0.4  | V    |
|                         |                  |   | $\label{eq:loss_state} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OL1}} = 0.6 \ mA \end{array}$                    |                         |      | 0.4  | V    |
|                         |                  |   | $1.6~V \leq EV_{DD0} < 5.5~V,$ $I_{OL1} = 0.3~mA$  |                         |      | 0.4  | V    |
|                         | V <sub>OL2</sub> | P20 to P27, P150 to P156  | 1.6 V $\leq$ VDD $\leq$ 5.5 V, lol2 = 400 $\mu$ A  |                         |      | 0.4  | V    |
|                         | Vol3             | P60 to P63  | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$   |                         |      | 2.0  | ٧    |
|                         |                  |   | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 5.0~mA$   |                         |      | 0.4  | V    |
|                         |                  |   | $2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD0} \leq 5.5~\textrm{V},$ $\textrm{Iol3} = 3.0~\textrm{mA}$  |                         |      | 0.4  | V    |
|                         |                  |   | $1.8~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 2.0~mA$   |                         |      | 0.4  | V    |
|                         |                  |   | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ $\text{Iol3} = 1.0 \text{ mA}$  |                         |      | 0.4  | V    |

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$   $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$ 

LS (low-speed main) mode: 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V@1 MHz to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

| Parameter                            | Symbol        | Conditions  | ` `  | h-speed<br>Mode | `    | /-speed<br>Mode | ,    | -voltage<br>Mode | Unit |
|--------------------------------------|---------------|---|------|-----------------|------|-----------------|------|------------------|------|
|                                      |               |   | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.             |      |
| SIp setup time (to SCKp↑) Note 1     | tsıĸı         | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $   | 81   |                 | 479  |                 | 479  |                  | ns   |
|                                      |               | $C_b = 30$ pF, $R_b = 1.4$ k $\Omega$   |      |                 |      |                 |      |                  |      |
|                                      |               |   | 177  |                 | 479  |                 | 479  |                  | ns   |
|                                      |               | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$  |      |                 |      |                 |      |                  |      |
|                                      |               | $ \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array} $ | 479  |                 | 479  |                 | 479  |                  | ns   |
|                                      |               | $C_b = 30$ pF, $R_b = 5.5$ k $\Omega$   |      |                 |      |                 |      |                  |      |
| SIp hold time<br>(from SCKp↑) Note 1 | <b>t</b> KSI1 | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, $   | 19   |                 | 19   |                 | 19   |                  | ns   |
|                                      |               | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$  |      |                 |      |                 |      |                  |      |
|                                      |               | $ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $  | 19   |                 | 19   |                 | 19   |                  | ns   |
|                                      |               | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$  |      |                 |      |                 |      |                  |      |
|                                      |               | $\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array}$   | 19   |                 | 19   |                 | 19   |                  | ns   |
|                                      |               | $C_b = 30$ pF, $R_b = 5.5$ k $\Omega$   |      |                 |      |                 |      |                  |      |
| Delay time from SCKp↓ to             | tkso1         | $ \begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} $              |      | 100             |      | 100             |      | 100              | ns   |
| SOp output Note 1                    |               | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$  |      |                 |      |                 |      |                  |      |
|                                      |               | $ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, $  |      | 195             |      | 195             |      | 195              | ns   |
|                                      |               | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$  |      |                 |      |                 |      |                  |      |
|                                      |               | $\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{array}$   |      | 483             |      | 483             |      | 483              | ns   |
|                                      |               | $C_b = 30$ pF, $R_b = 5.5$ k $\Omega$   |      |                 |      |                 |      |                  |      |

Notes

- 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 2. Use it with  $EV_{DD0} \ge V_b$ .

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

#### (2) I2C fast mode

(Ta = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter                   | Symbol        | Сог  | Conditions                        |      | h-speed<br>Mode | `    | /-speed<br>Mode | `    | -voltage<br>Mode | Unit |
|-----------------------------|---------------|--|-----------------------------------|------|-----------------|------|-----------------|------|------------------|------|
|                             |               |  |                                   | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.             |      |
| SCLA0 clock frequency       | fscL          | Fast mode:   | $2.7~V \leq EV_{DD0} \leq 5.5~V$  | 0    | 400             | 0    | 400             | 0    | 400              | kHz  |
|                             |               | fc∟κ≥ 3.5 MHz  | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0    | 400             | 0    | 400             | 0    | 400              | kHz  |
| Setup time of restart       | tsu:sta       | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| condition                   |               | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| Hold time <sup>Note 1</sup> | thd:sta       | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
|                             |               | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| Hold time when SCLA0 =      | tLOW          | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 1.3  |                 | 1.3  |                 | 1.3  |                  | μS   |
| " <u>L</u> "                |               | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 1.3  |                 | 1.3  |                 | 1.3  |                  | μS   |
| Hold time when SCLA0 =      | <b>t</b> HIGH | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| "H"                         |               | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.8                      | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| Data setup time             | tsu:dat       | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 100  |                 | 100  |                 | 100  |                  | μS   |
| (reception)                 |               | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.8                      | 5 V                               | 100  |                 | 100  |                 | 100  |                  | μS   |
| Data hold time              | thd:dat       | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0    | 0.9             | 0    | 0.9             | 0    | 0.9              | μS   |
| (transmission)Note 2        |               | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0    | 0.9             | 0    | 0.9             | 0    | 0.9              | μS   |
| Setup time of stop          | tsu:sto       | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.$    | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| condition                   |               | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 0.6  |                 | 0.6  |                 | 0.6  |                  | μS   |
| Bus-free time               | <b>t</b> BUF  | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 1.3  |                 | 1.3  |                 | 1.3  |                  | μS   |
|                             |               | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.8$ | 5 V                               | 1.3  |                 | 1.3  |                 | 1.3  |                  | μS   |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

<R>

## 2.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to  $+85^{\circ}$ C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, HS (high-speed main) mode)


| Parameter                         | Symbol              | Conditions   | MIN. | TYP. | MAX. | Unit  |
|-----------------------------------|---------------------|--|------|------|------|-------|
| Temperature sensor output voltage | V <sub>TMPS25</sub> | Setting ADS register = 80H, Ta = +25°C             |      | 1.05 |      | V     |
| Internal reference voltage        | V <sub>BGR</sub>    | Setting ADS register = 81H                         | 1.38 | 1.45 | 1.5  | V     |
| Temperature coefficient           | FVTMPS              | Temperature sensor that depends on the temperature |      | -3.6 |      | mV/°C |
| Operation stabilization wait time | tamp                |  | 5    |      |      | μS    |

#### 2.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

| Parameter                           | Symbol           | Conditions             | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|------------------|------------------------|------|------|------|------|
| Detection voltage                   | VPOR             | Power supply rise time | 1.47 | 1.51 | 1.55 | V    |
|                                     | V <sub>PDR</sub> | Power supply fall time | 1.46 | 1.50 | 1.54 | V    |
| Minimum pulse width <sup>Note</sup> | T <sub>PW</sub>  |                        | 300  |      |      | μS   |

**Note** Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>. This is also the minimum time required for a POR reset from when V<sub>DD</sub> exceeds below 0.7 V to when V<sub>DD</sub> exceeds V<sub>POR</sub> while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



### 2.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| Parameter                               | Symbol | Conditions                          | MIN.    | TYP.      | MAX. | Unit  |
|---|--------|-------------------------------------|---------|-----------|------|-------|
| CPU/peripheral hardware clock frequency | fclk   | $1.8~V \leq V \text{dd} \leq 5.5~V$ | 1       |           | 32   | MHz   |
| Number of code flash rewrites           | Cerwr  | Retained for 20 years TA = 85°C     | 1,000   |           |      | Times |
| Number of data flash rewrites           |        | Retained for 1 years TA = 25°C      |         | 1,000,000 |      |       |
|   |        | Retained for 5 years TA = 85°C      | 100,000 |           |      |       |
|   |        | Retained for 20 years TA = 85°C     | 10,000  |           |      |       |

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite.

- The retaining years are until next rewrite after the rewrite.
- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

### 2.9 Dedicated Flash Memory Programmer Communication (UART)

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$


| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 | _    | 1,000,000 | bps  |

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.


HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 32 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$  to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

**2.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode) (2/2) (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter                     | Symbol  | Conditions   | HS (high-s <sub>i</sub>            | ,    | Unit |
|-------------------------------|---------|--|------------------------------------|------|------|
|                               |         |  | MIN.                               | MAX. |      |
| Data setup time (reception)   | tsu:dat | $\begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 & \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$        | 1/f <sub>MCK</sub> + 340<br>Note 2 |      | ns   |
|                               |         | $ \begin{aligned} 2.7 & \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 & \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $         | 1/f <sub>MCK</sub> + 340<br>Note 2 |      | ns   |
|                               |         | $ \begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{aligned} $       | 1/f <sub>MCK</sub> + 760<br>Note 2 |      | ns   |
|                               |         | $ \begin{aligned} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $    | 1/f <sub>MCK</sub> + 760<br>Note 2 |      | ns   |
|                               |         | $ \begin{aligned} &2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $    | 1/f <sub>MCK</sub> + 570<br>Note 2 |      | ns   |
| Data hold time (transmission) | thd:dat | $\begin{aligned} 4.0 & \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b & = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned}$        | 0                                  | 770  | ns   |
|                               |         | $ \begin{aligned} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $     | 0                                  | 770  | ns   |
|                               |         | $ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $ | 0                                  | 1420 | ns   |
|                               |         | $ \begin{aligned} &2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $    | 0                                  | 1420 | ns   |
|                               |         | $ \begin{aligned} &2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $    | 0                                  | 1215 | ns   |


**Notes 1.** The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00, 01, 02, 10, 12, 13)

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

| Parameter                                  | Symbol | Conditions  | s  | MIN.           | TYP. | MAX.              | Unit |
|--|--------|---|--|----------------|------|-------------------|------|
| Resolution                                 | RES    |   |  | 8              |      | 10                | bit  |
| Overall errorNote 1                        | AINL   | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$                   |                | 1.2  | ±7.0              | LSB  |
| Conversion time                            | tconv  | 10-bit resolution   | $3.6~V \leq V_{DD} \leq 5.5~V$                   | 2.125          |      | 39                | μS   |
|  |        | Target pin: ANIO to ANI14,  | $2.7~V \leq V_{DD} \leq 5.5~V$                   | 3.1875         |      | 39                | μS   |
|  |        | ANI16 to ANI26  | $2.4~V \leq V_{DD} \leq 5.5~V$                   | 17             |      | 39                | μS   |
|  |        | 10-bit resolution   | $3.6~V \leq V_{DD} \leq 5.5~V$                   | 2.375          |      | 39                | μS   |
|  |        | Target pin: Internal reference voltage, and temperature                                   | $2.7~V \leq V_{DD} \leq 5.5~V$                   | 3.5625         |      | 39                | μS   |
|  |        | sensor output voltage (HS   | $2.4~V \leq V_{DD} \leq 5.5~V$                   | 17             |      | 39                | μS   |
|  |        | (high-speed main) mode)   |  |                |      |                   |      |
| Zero-scale error <sup>Notes 1, 2</sup>     | Ezs    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$                   |                |      | ±0.60             | %FSR |
| Full-scale errorNotes 1, 2                 | Ers    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$                   |                |      | ±0.60             | %FSR |
| Integral linearity error <sup>Note 1</sup> | ILE    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$                   |                |      | ±4.0              | LSB  |
| Differential linearity error               | DLE    | 10-bit resolution   | $2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ |                |      | ±2.0              | LSB  |
| Analog input voltage                       | VAIN   | ANI0 to ANI14   |  | 0              |      | V <sub>DD</sub>   | V    |
|  |        | ANI16 to ANI26  |  | 0              |      | EV <sub>DD0</sub> | V    |
|  |        | Internal reference voltage outpotential (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-         | V <sub>BGR</sub> Note 3                          |                |      | V                 |      |
|  |        | Temperature sensor output vo $(2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, HS (high-$ | · ·  | VTMPS25 Note 3 |      |                   | V    |

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{HS (high-speed main) mode)}$ 

| Parameter                                  | Symbol | Conditions       |                                | MIN. | TYP. | MAX.                    | Unit |
|--|--------|------------------|--------------------------------|------|------|-------------------------|------|
| Resolution                                 | RES    |                  |                                |      | 8    |                         | bit  |
| Conversion time                            | tconv  | 8-bit resolution | $2.4~V \leq V_{DD} \leq 5.5~V$ | 17   |      | 39                      | μS   |
| Zero-scale error <sup>Notes 1, 2</sup>     | Ezs    | 8-bit resolution | $2.4~V \leq V_{DD} \leq 5.5~V$ |      |      | ±0.60                   | %FSR |
| Integral linearity error <sup>Note 1</sup> | ILE    | 8-bit resolution | $2.4~V \leq V_{DD} \leq 5.5~V$ |      |      | ±2.0                    | LSB  |
| Differential linearity error Note 1        | DLE    | 8-bit resolution | $2.4~V \leq V_{DD} \leq 5.5~V$ |      |      | ±1.0                    | LSB  |
| Analog input voltage                       | Vain   |                  |                                | 0    |      | V <sub>BGR</sub> Note 3 | V    |

- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
  - 4. When reference voltage (-) = Vss, the MAX. values are as follows.
    Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.
    Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.
    Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

### 3.6.2 Temperature sensor/internal reference voltage characteristics

(Ta = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, HS (high-speed main) mode)

| Parameter                         | Symbol              | Conditions   | MIN. | TYP. | MAX. | Unit  |
|-----------------------------------|---------------------|--|------|------|------|-------|
| Temperature sensor output voltage | V <sub>TMPS25</sub> | Setting ADS register = 80H, Ta = +25°C             |      | 1.05 |      | V     |
| Internal reference voltage        | V <sub>BGR</sub>    | Setting ADS register = 81H                         | 1.38 | 1.45 | 1.5  | V     |
| Temperature coefficient           | FVTMPS              | Temperature sensor that depends on the temperature |      | -3.6 |      | mV/°C |
| Operation stabilization wait time | tamp                |  | 5    |      |      | μs    |

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved.