

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 31  |
| Program Memory Size        | 32KB (32K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 10x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LQFP   |
| Supplier Device Package    | 44-LQFP (10x10)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fcdfp-x0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

• 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to  $V_{\rm ss.}$

#### 1.3.11 64-pin products

- 64-pin plastic LQFP (12 x 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)




- Cautions 1. Make EVsso pin the same potential as Vss pin.
  - 2. Make VDD pin the potential that is higher than EVDDO pin.
  - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).


#### Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD0</sub> pins and connect the Vss and EV<sub>SS0</sub> pins to separate ground lines.
- 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 1.5.2 24-pin products




## 1.5.4 30-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 1.5.9 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

## 2.4 AC Characteristics


(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Items  | Symbol          |                              | Conditions                        |  | MIN.      | TYP. | MAX. | Unit               |
|--|-----------------|------------------------------|-----------------------------------|--|-----------|------|------|--------------------|
| Instruction cycle (minimum   | Тсч             | Main                         | HS (high-                         | $2.7  V \le V_{DD} \le 5.5  V$   | 0.03125   |      | 1    | μS                 |
| instruction execution time)  |                 | system<br>clock (fmain)      | speed main)<br>mode               | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$                        | 0.0625    |      | 1    | μS                 |
|  |                 | operation                    | LS (low-speed main) mode          | $1.8 V \le V_{DD} \le 5.5 V$   | 0.125     |      | 1    | μS                 |
|  |                 |                              | LV (low-<br>voltage main)<br>mode | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V  | 0.25      |      | 1    | μS                 |
|  |                 | Subsystem of                 | clock (fsuв)                      | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$                      | 28.5      | 30.5 | 31.3 | μS                 |
|  |                 | operation                    |                                   |  |           |      |      |                    |
|  |                 | In the self programming mode | HS (high-                         | $2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$                             | 0.03125   |      | 1    | μS                 |
|  |                 |                              | speed main)<br>mode               | $2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$                        | 0.0625    |      | 1    | μS                 |
|  |                 |                              | LS (low-speed main) mode          | $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$                      | 0.125     |      | 1    | μS                 |
|  |                 |                              | LV (low-<br>voltage main)<br>mode | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V  | 0.25      |      | 1    | μS                 |
| External system clock  | fex             | 2.7 V ≤ V <sub>DD</sub> ≤    | ≤ 5.5 V                           |  | 1.0       |      | 20.0 | MHz                |
| frequency  |                 | 2.4 V ≤ V <sub>DD</sub> <    |                                   |  | 1.0       |      | 16.0 | MHz                |
|  |                 | 1.8 V ≤ V <sub>DD</sub> <    | < 2.4 V                           |  | 1.0       |      | 8.0  | MHz                |
|  |                 | 1.6 V ≤ V <sub>DD</sub> <    | < 1.8 V                           |  | 1.0       |      | 4.0  | MHz                |
|  | fexs            |                              |                                   |  | 32        |      | 35   | kHz                |
| External system clock input high-level width, low-level width      | texh, texl      | 2.7 V ≤ V <sub>DD</sub> ≤    | ≤ 5.5 V                           |  | 24        |      |      | ns                 |
|  |                 | 2.4 V ≤ V <sub>DD</sub> •    | < 2.7 V                           |  | 30        |      |      | ns                 |
|  |                 | 1.8 V ≤ V <sub>DD</sub> •    | < 2.4 V                           |  | 60        |      |      | ns                 |
|  |                 | 1.6 V ≤ V <sub>DD</sub> <    | < 1.8 V                           |  | 120       |      |      | ns                 |
|  | texhs, texhs    |                              |                                   |  | 13.7      |      |      | μS                 |
| TI00 to TI07, TI10 to TI17 input high-level width, low-level width | tтін,<br>tтіL   |                              |                                   |  | 1/fмск+10 |      |      | ns <sup>Note</sup> |
| TO00 to TO07, TO10 to TO17   | fто             | HS (high-spe                 | eed 4.0 V                         | ≤ EV <sub>DD0</sub> ≤ 5.5 V  |           |      | 16   | MHz                |
| output frequency   |                 | main) mode                   | 2.7 V                             | ≤ EV <sub>DD0</sub> < 4.0 V  |           |      | 8    | MHz                |
|  |                 |                              | 1.8 V                             | ≤ EV <sub>DD0</sub> < 2.7 V  |           |      | 4    | MHz                |
|  |                 |                              | 1.6 V                             | ≤ EV <sub>DD0</sub> < 1.8 V  |           |      | 2    | MHz                |
|  |                 | LS (low-spec                 | ed 1.8 V                          | $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V                                    |           |      | 4    | MHz                |
|  |                 | main) mode                   | 1.6 V                             | ≤ EV <sub>DD0</sub> < 1.8 V  |           |      | 2    | MHz                |
|  |                 | LV (low-volta main) mode     | age 1.6 V                         | $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V                                    |           |      | 2    | MHz                |
| PCLBUZ0, PCLBUZ1 output  | fpcL            | HS (high-spe                 | eed 4.0 V                         | ≤ EV <sub>DD0</sub> ≤ 5.5 V  |           |      | 16   | MHz                |
| frequency  |                 | main) mode                   | 2.7 V                             | ≤ EV <sub>DD0</sub> < 4.0 V  |           |      | 8    | MHz                |
|  |                 |                              | 1.8 V                             | ≤ EV <sub>DD0</sub> < 2.7 V  |           |      | 4    | MHz                |
|  |                 |                              |                                   | ≤ EV <sub>DD0</sub> < 1.8 V  |           |      | 2    | MHz                |
|  |                 | LS (low-spee                 |                                   | $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V                                    |           |      | 4    | MHz                |
|  |                 | main) mode                   | _                                 | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V  |           |      | 2    | MHz                |
|  |                 | LV (low-volta main) mode     |                                   | $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V $\leq$ EV <sub>DD0</sub> $<$ 1.8 V |           |      | 2    | MHz<br>MHz         |
| Interrupt input high-level width,                                  | †INITI I        | INTP0                        |                                   | $\leq V_{DD} \leq 1.8 \text{ V}$<br>$\leq V_{DD} \leq 5.5 \text{ V}$     | 1         |      |      |                    |
| low-level width  | tinth,<br>tintl | INTPU                        |                                   | ≤ VDD ≤ 5.5 V<br>≤ EVDD0 ≤ 5.5 V   | 1         |      |      | μS                 |
| Key interrupt input low-level                                      | tkr             | KR0 to KR7                   | 1.8 V                             | ≤ EV <sub>DD0</sub> ≤ 5.5 V  | 250       |      |      | ns                 |
| width  |                 |                              | 1.6 V                             | ≤ EV <sub>DD0</sub> < 1.8 V  | 1         |      |      | μS                 |
| RESET low-level width  | trsl            |                              | •                                 |  | 10        |      |      | μS                 |


(Note and Remark are listed on the next page.)




#### CSI mode connection diagram (during communication at same potential)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

| Parameter                            | Symbol | Conditions  |      | h-speed<br>Mode | ,    | v-speed<br>Mode | •    | -voltage<br>Mode | Unit |
|--------------------------------------|--------|---|------|-----------------|------|-----------------|------|------------------|------|
|                                      |        |   | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.             |      |
| SIp setup time<br>(to SCKp↓) Note 2  | tsıkı  | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$          | 23   |                 | 110  |                 | 110  |                  | ns   |
|                                      |        | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$                        |      |                 |      |                 |      |                  |      |
|                                      |        | $ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, $ $ 2.3 \ V \leq V_b \leq 2.7 \ V, $ | 33   |                 | 110  |                 | 110  |                  | ns   |
|                                      |        | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$                        |      |                 |      |                 |      |                  |      |
| SIp hold time<br>(from SCKp↓) Note 2 | tksıı  | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$          | 10   |                 | 10   |                 | 10   |                  | ns   |
|                                      |        | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$                        |      |                 |      |                 |      |                  |      |
|                                      |        | $2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$     | 10   |                 | 10   |                 | 10   |                  | ns   |
|                                      |        | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$                        |      |                 |      |                 |      |                  |      |
| Delay time from SCKp↑<br>to          | tkso1  | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $2.7~V \leq V_b \leq 4.0~V,$          |      | 10              |      | 10              |      | 10               | ns   |
| SOp output Note 2                    |        | $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$                        |      |                 |      |                 |      |                  |      |
|                                      |        | $2.7 \ V \leq EV_{DD0} < 4.0 \ V,$ $2.3 \ V \leq V_b \leq 2.7 \ V,$     |      | 10              |      | 10              |      | 10               | ns   |
|                                      |        | $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$                        |      |                 |      |                 |      |                  |      |

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.**  $R_b[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),g: PIM and POM number (g = 1)
  - 3. fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,n: Channel number (mn = 00))
  - 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

<R>

#### (3) I2C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

| Parameter  | Symbol  | Cor  | nditions                          |      | h-speed<br>Mode | LS (low-speed main) Mode |      | LV (low-voltage main) Mode |      | Unit |
|--|---------|--|-----------------------------------|------|-----------------|--------------------------|------|----------------------------|------|------|
|  |         |  |                                   | MIN. | MAX.            | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock frequency                              | fscL    | Fast mode plus:<br>fcLk≥ 10 MHz                      | . 2.7 * = 2 * 550 = 0.0 *         |      | 1000            | _                        |      | _                          |      | kHz  |
| Setup time of restart condition                    | tsu:sta | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5                      | .7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V  |      |                 | _                        | _    | _                          | _    | μS   |
| Hold time <sup>Note 1</sup>                        | thd:STA | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      |                 | _                        |      | _                          |      | μS   |
| Hold time when SCLA0 = "L"                         | tLOW    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5                      | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      |                 | _                        |      | _                          |      | μS   |
| Hold time when SCLA0 = "H"                         | tніgн   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5                      | 5 V                               | 0.26 |                 | _                        |      | _                          |      | μS   |
| Data setup time (reception)                        | tsu:dat | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5                      | 5 V                               | 50   |                 | _                        |      | _                          |      | μS   |
| Data hold time<br>(transmission) <sup>Note 2</sup> | thd:dat | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5                      | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |      | 0.45            | _                        | -    | _                          | _    | μS   |
| Setup time of stop condition                       | tsu:sto | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V                    |                                   | 0.26 |                 |                          | _    | _                          | _    | μs   |
| Bus-free time                                      | tbuf    | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5                      | 5 V                               | 0.5  |                 | _                        | _    | _                          | _    | μS   |

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus:  $C_b = 120 \ pF, \ R_b = 1.1 \ k\Omega$ 

#### **IICA** serial transfer timing



**Remark** n = 0, 1

**Remark** The electrical characteristics of the products G: Industrial applications (T<sub>A</sub> = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **3.1** to **3.10**.

### 3.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings ( $T_A = 25$ °C) (1/2)

| Parameter              | Symbols                               | Conditions   | Ratings  | Unit |
|------------------------|---------------------------------------|--|--|------|
| Supply voltage         | V <sub>DD</sub>                       |  | -0.5 to +6.5   | ٧    |
|                        | EV <sub>DD0</sub> , EV <sub>DD1</sub> | EVDD0 = EVDD1  | -0.5 to +6.5   | V    |
|                        | EVsso, EVss1                          | EVsso = EVss1  | -0.5 to +0.3   | V    |
| REGC pin input voltage | VIREGC                                | REGC   | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>                               | V    |
| Input voltage          | Vıı                                   | P00 to P07, P10 to P17, P30 to P37, P40 to P47,  | -0.3 to EV <sub>DD0</sub> +0.3   | V    |
|                        |                                       | P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147       | and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>   |      |
|                        | V <sub>I2</sub>                       | P60 to P63 (N-ch open-drain)   | -0.3 to +6.5   | V    |
|                        | Vı3                                   | P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET   | -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>   | V    |
| Output voltage         | V <sub>O1</sub>                       | P00 to P07, P10 to P17, P30 to P37, P40 to P47,  | -0.3 to EV <sub>DD0</sub> +0.3   | ٧    |
|                        |                                       | P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>   |      |
|                        | V <sub>02</sub>                       | P20 to P27, P150 to P156   | -0.3 to V <sub>DD</sub> +0.3 Note 2  | ٧    |
| Analog input voltage   | VAI1                                  | ANI16 to ANI26   | $-0.3$ to EV <sub>DD0</sub> +0.3 and $-0.3$ to AV <sub>REF</sub> (+) +0.3 $^{\text{Notes 2, 3}}$ | V    |
|                        | V <sub>Al2</sub>                      | ANI0 to ANI14  | $-0.3$ to V <sub>DD</sub> +0.3 and -0.3 to AV <sub>REF</sub> (+) +0.3 $^{\text{Notes 2, 3}}$     | V    |

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF}(+)$ : + side reference voltage of the A/D converter.
  - 3. Vss : Reference voltage



# (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (Ta = -40 to +105°C, 2.4 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = 0 V) (2/2)

| Parameter | Symbol                 |                                  |  | Conditions                                 |                         | MIN. | TYP. | MAX.  | Unit |
|-----------|------------------------|----------------------------------|--|--|-------------------------|------|------|-------|------|
| Supply    | I <sub>DD2</sub>       | HALT                             | HS (high-                                  | fih = 32 MHz Note 4                        | V <sub>DD</sub> = 5.0 V |      | 0.54 | 2.90  | mA   |
| current   | Note 2                 | mode                             | speed main)<br>mode Note 7                 |  | V <sub>DD</sub> = 3.0 V |      | 0.54 | 2.90  | mA   |
|           |                        |                                  |  | fih = 24 MHz Note 4                        | V <sub>DD</sub> = 5.0 V |      | 0.44 | 2.30  | mA   |
|           |                        |                                  |  |  | V <sub>DD</sub> = 3.0 V |      | 0.44 | 2.30  | mA   |
|           |                        |                                  |  | fih = 16 MHz Note 4                        | V <sub>DD</sub> = 5.0 V |      | 0.40 | 1.70  | mA   |
|           |                        |                                  |  |  | V <sub>DD</sub> = 3.0 V |      | 0.40 | 1.70  | mA   |
|           |                        | HS (high-speed main) mode Note 7 |  | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input       |      | 0.28 | 1.90  | mA   |
|           |                        |                                  | mode Note 7                                | V <sub>DD</sub> = 5.0 V                    | Resonator connection    |      | 0.45 | 2.00  | mA   |
|           |                        |                                  |  | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input       |      | 0.28 | 1.90  | mA   |
|           |                        |                                  |  | V <sub>DD</sub> = 3.0 V                    | Resonator connection    |      | 0.45 | 2.00  | mA   |
|           |                        |                                  |  | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input       |      | 0.19 | 1.02  | mA   |
|           |                        |                                  |  | V <sub>DD</sub> = 5.0 V                    | Resonator connection    |      | 0.26 | 1.10  | mA   |
|           |                        |                                  | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input                          |                         | 0.19 | 1.02 | mA    |      |
|           |                        |                                  |  | V <sub>DD</sub> = 3.0 V                    | Resonator connection    |      | 0.26 | 1.10  | mA   |
|           |                        | Subsystem                        | fsub = 32.768 kHz <sup>Note 5</sup>        | Square wave input                          |                         | 0.25 | 0.57 | μА    |      |
|           |                        |                                  | clock<br>operation                         | T <sub>A</sub> = -40°C                     | Resonator connection    |      | 0.44 | 0.76  | μА   |
|           |                        |                                  |  | fsub = 32.768 kHz <sup>Note 5</sup>        | Square wave input       |      | 0.30 | 0.57  | μА   |
|           |                        |                                  |  | T <sub>A</sub> = +25°C                     | Resonator connection    |      | 0.49 | 0.76  | μА   |
|           |                        |                                  |  | fsub = 32.768 kHz <sup>Note 5</sup>        | Square wave input       |      | 0.37 | 1.17  | μА   |
|           |                        |                                  |  | T <sub>A</sub> = +50°C                     | Resonator connection    |      | 0.56 | 1.36  | μА   |
|           |                        |                                  |  | fsub = 32.768 kHz <sup>Note 5</sup>        | Square wave input       |      | 0.53 | 1.97  | μА   |
|           |                        |                                  |  | T <sub>A</sub> = +70°C                     | Resonator connection    |      | 0.72 | 2.16  | μА   |
|           |                        |                                  |  | fsub = 32.768 kHz <sup>Note 5</sup>        | Square wave input       |      | 0.82 | 3.37  | μА   |
|           |                        |                                  |  | T <sub>A</sub> = +85°C                     | Resonator connection    |      | 1.01 | 3.56  | μА   |
|           |                        |                                  |  | fsub = 32.768 kHz <sup>Note 5</sup>        | Square wave input       |      | 3.01 | 15.37 | μА   |
|           |                        |                                  |  | T <sub>A</sub> = +105°C                    | Resonator connection    |      | 3.20 | 15.56 | μА   |
|           | IDD3 <sup>Note 6</sup> | STOP                             | T <sub>A</sub> = -40°C                     |  |                         |      | 0.18 | 0.50  | μА   |
|           |                        | mode <sup>Note 8</sup>           | T <sub>A</sub> = +25°C                     |  |                         |      | 0.23 | 0.50  | μА   |
|           |                        |                                  | T <sub>A</sub> = +50°C                     |  |                         |      | 0.30 | 1.10  | μА   |
|           |                        | 1                                | T <sub>A</sub> = +70°C                     |  |                         |      | 0.46 | 1.90  | μА   |
|           |                        |                                  | T <sub>A</sub> = +85°C                     |  |                         |      | 0.75 | 3.30  | μА   |
|           |                        |                                  | T <sub>A</sub> = +105°C                    |  |                         |      | 2.94 | 15.30 | μА   |

(Notes and Remarks are listed on the next page.)

# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (Ta = -40 to $+105^{\circ}$ C, 2.4 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (2/2)

| Parameter         | Symbol                 |                         |                            | Conditions                                   |                         | MIN. | TYP. | MAX.  | Unit    |
|-------------------|------------------------|-------------------------|----------------------------|--|-------------------------|------|------|-------|---------|
| Supply            | I <sub>DD2</sub>       | HALT                    | HS (high-                  | fin = 32 MHz Note 4                          | V <sub>DD</sub> = 5.0 V |      | 0.62 | 3.40  | mA      |
| Current<br>Note 1 | Note 2                 | mode                    | speed main)<br>mode Note 7 |  | V <sub>DD</sub> = 3.0 V |      | 0.62 | 3.40  | mA      |
|                   |                        |                         | mode                       | fih = 24 MHz Note 4                          | V <sub>DD</sub> = 5.0 V |      | 0.50 | 2.70  | mA      |
|                   |                        |                         |                            |  | V <sub>DD</sub> = 3.0 V |      | 0.50 | 2.70  | mA      |
|                   |                        |                         |                            | fih = 16 MHz Note 4                          | V <sub>DD</sub> = 5.0 V |      | 0.44 | 1.90  | mA      |
|                   |                        |                         |                            |  | V <sub>DD</sub> = 3.0 V |      | 0.44 | 1.90  | mA      |
|                   |                        |                         | HS (high-                  | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$   | Square wave input       |      | 0.31 | 2.10  | mA      |
|                   |                        |                         | speed main)<br>mode Note 7 | V <sub>DD</sub> = 5.0 V                      | Resonator connection    |      | 0.48 | 2.20  | mA      |
|                   |                        |                         |                            | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$   | Square wave input       |      | 0.31 | 2.10  | mA      |
|                   |                        |                         |                            | V <sub>DD</sub> = 3.0 V                      | Resonator connection    |      | 0.48 | 2.20  | mA      |
|                   |                        |                         |                            | $f_{MX} = 10 \text{ MHz}^{Note 3},$          | Square wave input       |      | 0.21 | 1.10  | mA      |
|                   |                        |                         | V <sub>DD</sub> = 5.0 V    | Resonator connection                         |                         | 0.28 | 1.20 | mA    |         |
|                   |                        |                         |                            | f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , | Square wave input       |      | 0.21 | 1.10  | mA      |
|                   |                        | V <sub>DD</sub> = 3.0 V | Resonator connection       |  | 0.28                    | 1.20 | mA   |       |         |
|                   |                        |                         | Subsystem                  | fsub = 32.768 kHz <sup>Note 5</sup>          | Square wave input       |      | 0.28 | 0.61  | μA      |
|                   |                        |                         | clock<br>operation         | T <sub>A</sub> = -40°C                       | Resonator connection    |      | 0.47 | 0.80  | μА      |
|                   |                        |                         |                            | fsub = 32.768 kHz <sup>Note 5</sup>          | Square wave input       |      | 0.34 | 0.61  | μA      |
|                   |                        |                         |                            | T <sub>A</sub> = +25°C                       | Resonator connection    |      | 0.53 | 0.80  | μΑ      |
|                   |                        |                         |                            | fsub = 32.768 kHz <sup>Note 5</sup>          | Square wave input       |      | 0.41 | 2.30  | μA      |
|                   |                        |                         |                            | T <sub>A</sub> = +50°C                       | Resonator connection    |      | 0.60 | 2.49  | μΑ      |
|                   |                        |                         |                            | fsub = 32.768 kHz <sup>Note 5</sup>          | Square wave input       |      | 0.64 | 4.03  | μA      |
|                   |                        |                         |                            | T <sub>A</sub> = +70°C                       | Resonator connection    |      | 0.83 | 4.22  | μА      |
|                   |                        |                         |                            | fsub = 32.768 kHz <sup>Note 5</sup>          | Square wave input       |      | 1.09 | 8.04  | μΑ      |
|                   |                        |                         |                            | T <sub>A</sub> = +85°C                       | Resonator connection    |      | 1.28 | 8.23  | μА      |
|                   |                        |                         |                            | fsub = 32.768 kHz <sup>Note 5</sup>          | Square wave input       |      | 5.50 | 41.00 | μΑ      |
|                   |                        |                         |                            | T <sub>A</sub> = +105°C                      | Resonator connection    |      | 5.50 | 41.00 | μА      |
|                   | IDD3 <sup>Note 6</sup> | STOP                    | T <sub>A</sub> = -40°C     |  |                         |      | 0.19 | 0.52  | μΑ      |
|                   |                        | mode <sup>Note 8</sup>  | T <sub>A</sub> = +25°C     |  |                         |      | 0.25 | 0.52  | μΑ      |
|                   |                        |                         | T <sub>A</sub> = +50°C     |  |                         |      | 0.32 | 2.21  | μΑ      |
|                   |                        |                         | T <sub>A</sub> = +70°C     |  |                         |      | 0.55 | 3.94  | μΑ      |
|                   |                        | -                       | T <sub>A</sub> = +85°C     | $T_A = +85^{\circ}C$                         |                         |      | 1.00 | 7.95  | μΑ      |
|                   |                        |                         | T <sub>A</sub> = +105°C    | :<br>  |                         |      | 5.00 | 40.00 | $\mu$ A |

(Notes and Remarks are listed on the next page.)

#### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

| Parameter     | Symbol |              | Condit   | ions  | HS (high-spee  | ed main) Mode  | Unit       |      |
|---------------|--------|--------------|--|---|--|----------------|------------|------|
|               |        |              |  |   | MIN.   | MAX.           |            |      |
| Transfer rate |        | Transmission | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$ |   |  | Note 1         | bps        |      |
|               |        |              | $V,$ $2.7~V \leq V_b \leq 4.0~V$                     | Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 1.4 \ k\Omega, \ V_b = 2.7 \ V$          |  | 2.6 Note 2     | Mbps       |      |
|               |        |              | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0$    |   |  | Note 3         | bps        |      |
|               |        |              |  | $V,$ $2.3~V \leq V_b \leq 2.7~V$  | Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega, \ V_b = 2.3 \ V$ |                | 1.2 Note 4 | Mbps |
|               |        |              | 2.4 V ≤ EV <sub>DD0</sub> < 3.3                      |   |  | Note 5         | bps        |      |
|               |        |              | $V,$ $1.6~V \leq V_b \leq 2.0~V$                     | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},  R_b = 5.5 \text{ k}\Omega,  V_b = 1.6  V$ |  | 0.43<br>Note 6 | Mbps       |      |

**Notes 1.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  EV<sub>DD0</sub>  $\leq$  5.5 V and 2.7 V  $\leq$  V<sub>b</sub>  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EV<sub>DDO</sub> < 4.0 V and 2.4 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 


| Parameter                                  | Symbol | Conditions   | HS (high-spe | eed main) Mode | Unit |
|--|--------|--|--------------|----------------|------|
|  |        |  | MIN.         | MAX.           |      |
| SIp setup time                             | tsıĸı  | $4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$   | 162          |                | ns   |
| (to SCKp↑) Note                            |        | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$   |              |                |      |
|  |        | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ | 354          |                | ns   |
|  |        | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$   |              |                |      |
|  |        | $2.4 \ V \le EV_{DD0} < 3.3 \ V, \ 1.6 \ V \le V_b \le 2.0 \ V,$   | 958          |                | ns   |
|  |        | $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$   |              |                |      |
| SIp hold time (from SCKp $\uparrow$ ) Note | tksi1  | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$   | 38           |                | ns   |
|  |        | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$   |              |                |      |
|  |        | $2.7 \; V \leq EV_{\text{DD0}} < 4.0 \; V, \; 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V,$                               | 38           |                | ns   |
|  |        | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$   |              |                |      |
|  |        | $2.4~V \leq EV_{DD0} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$  | 38           |                | ns   |
|  |        | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$   |              |                |      |
| Delay time from SCKp↓ to                   | tkso1  | $4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$   |              | 200            | ns   |
| SOp output Note                            |        | $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$   |              |                |      |
|  |        | $2.7 \; V \leq EV_{\text{DD0}} < 4.0 \; V, \; 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V,$                               |              | 390            | ns   |
|  |        | $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$   |              |                |      |
|  |        | $2.4 \ V \le EV_{DD0} < 3.3 \ V, \ 1.6 \ V \le V_b \le 2.0 \ V,$   | _            | 966            | ns   |
|  |        | $C_b=30~pF,~R_b=5.5~k\Omega$   |              |                |      |

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

#### CSI mode connection diagram (during communication at different potential)



- Remarks 1.  $R_b[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
  - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

## (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

| Parameter   | Symbol        | C  | Conditions   | HS (high-spe  | ed main) Mode | Unit |
|---|---------------|--|--|---------------|---------------|------|
|   |               |  |  | MIN.          | MAX.          |      |
| SCKp cycle time Note 1                            | tkCY2         | $4.0~V \leq EV_{DD0} \leq 5.5$   | 24 MHz < fмск  | 28/fмск       |               | ns   |
|   |               | V,   | 20 MHz < fмcк ≤ 24 MHz                                       | 24/fмск       |               | ns   |
|   |               | $2.7~V \leq V_b \leq 4.0~V$  | 8 MHz < fмcк ≤ 20 MHz  | 20/fмск       |               | ns   |
|   |               |  | 4 MHz < fmck ≤ 8 MHz   | 16/fмск       |               | ns   |
|   |               |  | fмcк ≤ 4 MHz   | 12/fмск       |               | ns   |
|   |               | $2.7 \text{ V} \le EV_{DD0} < 4.0$   | 24 MHz < fмск  | 40/fмск       |               | ns   |
|   |               | V,   | $20~\text{MHz} < \text{fmck} \le 24~\text{MHz}$              | 32/fмск       |               | ns   |
|   |               | $2.3~V \leq V_b \leq 2.7~V$  | 16 MHz < fмcк ≤ 20 MHz                                       | 28/fмск       |               | ns   |
|   |               |  | 8 MHz < fмcк ≤ 16 MHz  | 24/fмск       |               | ns   |
|   |               |  | 4 MHz < fмcк ≤ 8 MHz   | 16/fмск       |               | ns   |
|   |               |  | fмcк ≤ 4 MHz   | 12/fмск       |               | ns   |
|   |               | $2.4~V \leq EV_{DD0} < 3.3$  | 24 MHz < fмск  | 96/fмск       |               | ns   |
|   |               | V,   | 20 MHz < fмcк ≤ 24 MHz                                       | 72/fмск       |               | ns   |
|   |               | $1.6 \ V \le V_b \le 2.0 \ V$  | 16 MHz < fмcк ≤ 20 MHz                                       | 64/fмск       |               | ns   |
|   |               |  | 8 MHz < fмcк ≤ 16 MHz  | 52/fмск       |               | ns   |
|   |               |  | 4 MHz < fмcк ≤ 8 MHz   | 32/fмск       |               | ns   |
|   |               |  | fмcк ≤ 4 MHz   | 20/fмск       |               | ns   |
| SCKp high-/low-level width                        | tкн2,<br>tкL2 | $4.0 \ V \le EV_{DD0} \le 5.$ $2.7 \ V \le V_b \le 4.0 \ V$                                      | 5 V,   | tkcy2/2 - 24  |               | ns   |
|   |               | $2.7 \ V \le EV_{DD0} < 4.$ $2.3 \ V \le V_b \le 2.7 \ V$  |  | tkcy2/2 - 36  |               | ns   |
|   |               | $2.4 \ V \le EV_{DD0} < 3.$ $1.6 \ V \le V_b \le 2.0 \ V$  |  | tkcy2/2 - 100 |               | ns   |
| SIp setup time (to SCKp↑) Note2                   | tsık2         | $ 4.0 \ V \leq EV_{DD0} \leq 5.5 $ $ 2.7 \ V \leq V_b \leq 4.0 \ V $                             | 5 V,   | 1/fмск + 40   |               | ns   |
|   |               | $2.7 \ V \le EV_{DD0} < 4.$ $2.3 \ V \le V_b \le 2.7 \ V$  | 0 V,   | 1/fмск + 40   |               | ns   |
|   |               | $2.4 \ V \le EV_{DD0} < 3.$ $1.6 \ V \le V_b \le 2.0 \ V$  | 3 V,   | 1/fмск + 60   |               | ns   |
| Slp hold time<br>(from SCKp <sup>↑</sup> ) Note 3 | tksi2         |  |  | 1/fmck + 62   |               | ns   |
| Delay time from SCKp↓<br>to SOp output Note 4     | tkso2         | $4.0~V \leq EV_{DD0} \leq 5.$ $C_b = 30~pF,~R_b = 1$   | 5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, .4 k $\Omega$ |               | 2/fмск + 240  | ns   |
| hh  |               | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2$ | 0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, .7 kΩ         |               | 2/fмск + 428  | ns   |
|   |               | $2.4 \ V \le EV_{DD0} < 3.$ $C_b = 30 \ pF, \ R_b = 5$   | 3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V<br>.5 kΩ                 |               | 2/fмск + 1146 | ns   |

(Notes, Caution and Remarks are listed on the next page.)

#### 3.5.2 Serial interface IICA

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

| Parameter                            | Symbol       | Conditions                  | HS (h | igh-spee     | ed main) | Mode | Unit |
|--------------------------------------|--------------|-----------------------------|-------|--------------|----------|------|------|
|                                      |              |                             |       | ndard<br>ode | Fast     | Mode |      |
|                                      |              |                             | MIN.  | MAX.         | MIN.     | MAX. |      |
| SCLA0 clock frequency                | fscL         | Fast mode: fclk ≥ 3.5 MHz   | -     | _            | 0        | 400  | kHz  |
|                                      |              | Standard mode: fclk ≥ 1 MHz | 0     | 100          | -        | _    | kHz  |
| Setup time of restart condition      | tsu:sta      |                             | 4.7   |              | 0.6      |      | μS   |
| Hold time <sup>Note 1</sup>          | thd:sta      |                             | 4.0   |              | 0.6      |      | μS   |
| Hold time when SCLA0 = "L"           | tLOW         |                             | 4.7   |              | 1.3      |      | μS   |
| Hold time when SCLA0 = "H"           | thigh        |                             | 4.0   |              | 0.6      |      | μS   |
| Data setup time (reception)          | tsu:dat      |                             | 250   |              | 100      |      | ns   |
| Data hold time (transmission) Note 2 | thd:dat      |                             | 0     | 3.45         | 0        | 0.9  | μS   |
| Setup time of stop condition         | tsu:sto      |                             | 4.0   |              | 0.6      |      | μS   |
| Bus-free time                        | <b>t</b> BUF |                             | 4.7   |              | 1.3      |      | μS   |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode:  $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

#### IICA serial transfer timing



Remark n = 0, 1

<R>

|      |              |               | Description  |
|------|--------------|---------------|--|
| Rev. | Date         | Page          | Summary  |
| 3.00 | Aug 02, 2013 | 118           | Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics   |
|      |              | 118           | Modification of table and note in 2.6.3 POR circuit characteristics  |
|      |              | 119           | Modification of table in 2.6.4 LVD circuit characteristics   |
|      |              | 120           | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode   |
|      |              | 120           | Renamed to 2.6.5 Power supply voltage rising slope characteristics   |
|      |              | 122           | Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes  |
|      |              | 123           | Modification of caution 1 and description  |
|      |              | 124           | Modification of table and remark 3 in Absolute Maximum Ratings (T <sub>A</sub> = 25°C)   |
|      |              | 126           | Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics   |
|      |              | 126           | Modification of table in 3.2.2 On-chip oscillator characteristics  |
|      |              | 127           | Modification of note 3 in 3.3.1 Pin characteristics (1/5)  |
|      |              | 128           | Modification of note 3 in 3.3.1 Pin characteristics (2/5)  |
|      |              | 133           | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2)  |
|      |              | 135           | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2)  |
|      |              | 137           | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2)  |
|      |              | 139           | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2)  |
|      |              | 140           | Modification of (3) Peripheral Functions (Common to all products)  |
|      |              | 142           | Modification of table in 3.4 AC Characteristics  |
|      |              | 143           | Addition of Minimum Instruction Execution Time during Main System Clock Operation  |
|      |              | 143           | Modification of figure of AC Timing Test Points  |
|      |              | 143           | Modification of figure of External System Clock Timing   |
|      |              | 145           | Modification of figure of AC Timing Test Points  |
|      |              | 145           | Modification of description, note 1, and caution in (1) During communication at same potential (UART mode)   |
|      |              | 146           | Modification of description in (2) During communication at same potential (CSI mode)   |
|      |              | 147           | Modification of description in (3) During communication at same potential (CSI mode)   |
|      |              | 149           | Modification of table, note 1, and caution in (4) During communication at same potential (simplified I <sup>2</sup> C mode)                        |
|      |              | 151           | Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)                       |
|      |              | 152 to<br>154 | Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
|      |              | 155           | Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)   |
|      |              | 156           | Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)                                 |
|      |              | 157, 158      | Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)               |
|      |              | 160, 161      | Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)                                       |

|      |              | Description |   |
|------|--------------|-------------|---|
| Rev. | Date         | Page        | Summary   |
| 3.00 | Aug 02, 2013 | 163         | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)                      |
|      |              | 164, 165    | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2) |
|      |              | 166         | Modification of table in 3.5.2 Serial interface IICA  |
|      |              | 166         | Modification of IICA serial transfer timing   |
|      |              | 167         | Addition of table in 3.6.1 A/D converter characteristics  |
|      |              | 167, 168    | Modification of table and notes 3 and 4 in 3.6.1 (1)  |
|      |              | 169         | Modification of description in 3.6.1 (2)  |
|      |              | 170         | Modification of description and note 3 in 3.6.1 (3)   |
|      |              | 171         | Modification of description and notes 3 and 4 in 3.6.1 (4)  |
|      |              | 172         | Modification of table and note in 3.6.3 POR circuit characteristics   |
|      |              | 173         | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode  |
|      |              | 173         | Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics   |
|      |              | 174         | Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART)  |
|      |              | 175         | Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes   |
| 3.10 | Nov 15, 2013 | 123         | Caution 4 added.  |
|      |              | 125         | Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted.   |
| 3.30 | Mar 31, 2016 |             | Modification of the position of the index mark in 25-pin plastic WFLGA (3 $\times$ 3 mm, 0.50 mm pitch) of 1.3.3 25-pin products                    |
|      |              |             | Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]                          |
|      |              |             | Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]                                  |
|      |              |             | Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100-pin, 128-pin products]  |
|      |              |             | ACK corrected to ACK  |
|      |              |             | ACK corrected to ACK  |

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.