

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 31 |
| Program Memory Size | 48KB (48K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 3K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fdafp-50 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

(2/12)

| | | | | (2/12) |
|---------|-------------------------|---------|-------------|--|
| Pin | Package | Data | Fields of | Ordering Part Number |
| count | | flash | Application | |
| | | | Note | |
| 25 pins | 25-pin plastic | Mounted | Α | R5F1008AALA#U0, R5F1008CALA#U0, R5F1008DALA#U0, |
| 25 pins | · · · | Mounted | 7. | R5F1008EALA#U0 |
| | WFLGA (3 \times 3 mm, | | | R5F1008AALA#W0, R5F1008CALA#W0, R5F1008DALA#W0, |
| | 0.5 mm pitch) | | | R5F1008EALA#W0 |
| | | | G | R5F1008AGLA#U0, R5F1008CGLA#U0, R5F1008DGLA#U0, |
| | | | | R5F1008EGLA#U0 |
| | | | | R5F1008AGLA#W0, R5F1008CGLA#W0, R5F1008DGLA#W0, |
| | | | | R5F1008EGLA#W0 |
| | | Not | Α | R5F1018AALA#U0, R5F1018CALA#U0, R5F1018DALA#U0, |
| i | | mounted | | R5F1018EALA#U0 |
| | | | | R5F1018AALA#W0, R5F1018CALA#W0, R5F1018DALA#W0, |
| | | | | R5F1018EALA#W0 |
| 30 pins | 30-pin plastic LSSOP | Mounted | Α | R5F100AAASP#V0, R5F100ACASP#V0, R5F100ADASP#V0, |
| i | (7.62 mm (300), 0.65 | | | R5F100AEASP#V0, R5F100AFASP#V0, R5F100AGASP#V0 |
| | mm pitch) | | | R5F100AAASP#X0, R5F100ACASP#X0, R5F100ADASP#X0 |
| | min piton) | | _ | R5F100AEASP#X0, R5F100AFASP#X0, R5F100AGASP#X0 |
| | | | D | R5F100AADSP#V0, R5F100ACDSP#V0, R5F100ADDSP#V0, |
| | | | | R5F100AEDSP#V0, R5F100AFDSP#V0, R5F100AGDSP#V0 |
| | | | | R5F100AADSP#X0, R5F100ACDSP#X0, R5F100ADDSP#X0, R5F100AEDSP#X0, R5F100AFDSP#X0, R5F100AGDSP#X0 |
| | | | G | R5F100AGSP#V0, R5F100ACGSP#V0, |
| | | | G | R5F100ADGSP#V0, R5F100ACGSF#V0, |
| | | | | R5F100AFGSP#V0, R5F100AGGSP#V0, |
| | | | | R5F100AAGSP#X0, R5F100ACGSP#X0, |
| | | | | R5F100ADGSP#X0,R5F100AEGSP#X0, |
| | | | | R5F100AFGSP#X0, R5F100AGGSP#X0 |
| | | Not | Α | R5F101AAASP#V0, R5F101ACASP#V0, R5F101ADASP#V0, |
| | | | | R5F101AEASP#V0, R5F101AFASP#V0, R5F101AGASP#V0 |
| | | mounted | | R5F101AAASP#X0, R5F101ACASP#X0, R5F101ADASP#X0, |
| | | | | R5F101AEASP#X0, R5F101AFASP#X0, R5F101AGASP#X0 |
| | | | D | R5F101AADSP#V0, R5F101ACDSP#V0, R5F101ADDSP#V0, |
| | | | | R5F101AEDSP#V0, R5F101AFDSP#V0, R5F101AGDSP#V0 |
| | | | | R5F101AADSP#X0, R5F101ACDSP#X0, R5F101ADDSP#X0, |
| | | | | R5F101AEDSP#X0, R5F101AFDSP#X0, R5F101AGDSP#X0 |
| 32 pins | 32-pin plastic | Mounted | Α | R5F100BAANA#U0, R5F100BCANA#U0, R5F100BDANA#U0, |
| | HWQFN (5 × 5 mm, | | | R5F100BEANA#U0, R5F100BFANA#U0, R5F100BGANA#U0 |
| | 0.5 mm pitch) | | | R5F100BAANA#W0, R5F100BCANA#W0, R5F100BDANA#W0, |
| | 0.5 min pitch) | | | R5F100BEANA#W0, R5F100BFANA#W0, R5F100BGANA#W0 |
| | | | D | R5F100BADNA#U0, R5F100BCDNA#U0, R5F100BDDNA#U0, |
| | | | | R5F100BEDNA#U0, R5F100BFDNA#U0, R5F100BGDNA#U0 |
| | | | | R5F100BADNA#W0, R5F100BCDNA#W0, R5F100BDDNA#W0, |
| | | | | R5F100BEDNA#W0, R5F100BFDNA#W0, R5F100BGDNA#W0 |
| | | | G | R5F100BAGNA#U0, R5F100BCGNA#U0, R5F100BDGNA#U0, |
| | | | | R5F100BEGNA#U0, R5F100BFGNA#U0, R5F100BGGNA#U0 |
| | | | | R5F100BAGNA#W0, R5F100BCGNA#W0, R5F100BDGNA#W0, |
| | | | _ | R5F100BEGNA#W0, R5F100BFGNA#W0, R5F100BGGNA#W0 |
| | | Not | Α | R5F101BAANA#U0, R5F101BCANA#U0, R5F101BDANA#U0, |
| | | mounted | | R5F101BEANA#U0, R5F101BFANA#U0, R5F101BGANA#U0 |
| | | | | R5F101BAANA#W0, R5F101BCANA#W0, R5F101BDANA#W0, |
| | | | D | R5F101BEANA#W0, R5F101BFANA#W0, R5F101BGANA#W0 |
| | | | ٦ ا | R5F101BADNA#U0, R5F101BCDNA#U0, R5F101BDDNA#U0, R5F101BEDNA#U0, R5F101BEDNA#U0 |
| 1 | | | | R5F101BADNA#W0, R5F101BCDNA#W0, R5F101BDDNA#W0, |
| | | | | R5F101BEDNA#W0, R5F101BCDNA#W0, R5F101BBDNA#W0, |
| | | | 1 | TOT TO TO EDINA#WO, NOT TO TO FOUNA#WO, NOT TO TO EDINA#WO |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Table 1-1. List of Ordering Part Numbers

(5/12)


| Pin | Package | Data | Fields of | Ordering Part Number |
|---------|-----------------------------------|---------|-------------|---|
| count | | flash | Application | |
| | | | Note | |
| 48 pins | 48-pin plastic | Mounted | Α | R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, |
| | LFQFP ($7 \times 7 \text{ mm}$, | | | R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, |
| | 0.5 mm pitch) | | | R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, |
| | | | | R5F100GLAFB#V0 |
| | | | | R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, |
| | | | | R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, |
| | | | | R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, |
| | | | | R5F100GLAFB#X0 |
| | | | D | R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, |
| | | | | R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, |
| | | | | R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, |
| | | | | R5F100GLDFB#V0 |
| | | | | R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, |
| | | | | R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, |
| | | | | R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, |
| | | | | R5F100GLDFB#X0 |
| | | | G | R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, |
| | | | | R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, |
| | | | | R5F100GHGFB#V0, R5F100GJGFB#V0 |
| | | | | R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, |
| | | | | R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, |
| | | | | R5F100GHGFB#X0, R5F100GJGFB#X0 |
| | | Not | Α | R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, |
| | | mounted | | R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, |
| | | | | R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, |
| | | | | R5F101GLAFB#V0 |
| | | | | R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, |
| | | | | R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, |
| | | | | R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, |
| | | | | R5F101GLAFB#X0 |
| | | | D | R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, |
| | | | | R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, |
| | | | | R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, |
| | | | | R5F101GLDFB#V0 |
| | | | | R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, |
| | | | | R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, |
| 1 | | | | R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, |
| | | | | R5F101GLDFB#X0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.4 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.3.6 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)




| | Α | В | С | D | E | F | |
|---|---------------------------|--------------------------------|---|---|---------------------------------|---------------------|---|
| 6 | P60/SCLA0 | V _{DD} | P121/X1 | P122/X2/EXCLK | P137/INTP0 | P40/TOOL0 | 6 |
| 5 | P62 | P61/SDAA0 | Vss | REGC | RESET | P120/ANI19 | 5 |
| 4 | P72/SO21 | P71/SI21/ SDA21 | P14/RxD2/SI20/ SDA20/(SCLA0) /(TI03)/(TO03) | P31/TI03/TO03/ INTP4/ PCLBUZ0 | P00/TI00/TxD1 | P01/TO00/RxD1 | 4 |
| 3 | P50/INTP1/ SI11/SDA11 | P70/SCK21/ SCL21 | P15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02) | P22/ANI2 | P20/ANI0/ AV _{REFP} | P21/ANI1/ AVREFM | 3 |
| 2 | P30/INTP3/ SCK11/SCL11 | P16/TI01/TO01/ INTP5/(RxD0) | P12/SO00/ TxD0/TOOLTxD /(TI05)/(TO05) | P11/SI00/RxD0/ TOOLRxD/ SDA00/(TI06)/ (TO06) | P24/ANI4 | P23/ANI3 | 2 |
| 1 | P51/INTP2/ SO11 | P17/Tl02/TO02/ (TxD0) | P13/TxD2/ SO20/(SDAA0)/ (TI04)/(TO04) | P10/SCK00/ SCL00/(TI07)/ (T007) | P147/ANI18 | P25/ANI5 | 1 |
| | Α | В | С | D | F | F | |

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

• 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to $V_{\rm ss.}$

1.3.11 64-pin products

- 64-pin plastic LQFP (12 x 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)




- Cautions 1. Make EVsso pin the same potential as Vss pin.
 - 2. Make VDD pin the potential that is higher than EVDDO pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the Vss and EV_{SS0} pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.

1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| | | | | | | | | | | | | (1/2 |) |
|---------------------------------------|--|---|---|------------|-------------------------------------|----------|-------------------------------------|--|---------------------|---|---------------------|---|--------------------|
| | Item | 20- | pin | 24- | pin | 25 | 25-pin 30-pin | | 32-pin | | 36- | pin | |
| | | R5F1006x | R5F1016x | R5F1007x | R5F1017x | R5F1008x | R5F1018x | R5F100Ax | R5F101Ax | R5F100Bx | R5F101Bx | R5F100Cx | R5F101Cx |
| Code flash me | emory (KB) | 16 to | 16 to 64 16 to 64 16 to 64 | | | 16 to | 128 | 16 to | 128 | 16 to | 128 | | |
| Data flash me | mory (KB) | 4 | _ | 4 | - | 4 | = | 4 to 8 | = | 4 to 8 | - | 4 to 8 | = |
| RAM (KB) | | 2 to | 4 ^{Note1} | 2 to | 4 ^{Note1} | 2 to | 4 ^{Note1} | 2 to 1 | 2 ^{Note1} | 2 to ⁻ | 12 ^{Note1} | 2 to 1 | 2 ^{Note1} |
| Address space | е | 1 MB | | | | | | | | | | | |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V_{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V) | | | | | | | | | | | |
| | High-speed on-chip oscillator HS (High-speed main) mode: 1 to 32 MHz (V _{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 5.5 V) | | | | | | | | | | | | |
| Subsystem clo | ock | | | | | | - | - | | | | | |
| Low-speed on | n-chip oscillator | 15 kHz (TYP.) | | | | | | | | | | | |
| General-purpo | ose registers | (8-bit register × 8) × 4 banks | | | | | | | | | | | |
| Minimum instr | ruction execution time | 0.03125 μ s (High-speed on-chip oscillator: f _{IH} = 32 MHz operation) | | | | | | | | | | | |
| | | 0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation) | | | | | | | | | | | |
| Instruction set | t | Adde Multip | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | | | | | |
| I/O port | Total | 1 | 6 | 2 | 0 | 2 | 21 | 2 | 6 | 2 | 8 | 3 | 2 |
| | CMOS I/O | 1 (N-ch C [Vpp wit voltag | D.D. I/O thstand | (N-ch C | 5 D.D. I/O thstand ge]: 6) | (N-ch (| 5 D.D. I/O thstand ge]: 6) | 2 (N-ch C [V _{DD} wit voltag | D.D. I/O thstand | 2 (N-ch ([V _{DD} wi voltag | thstand | (N-ch C [V _{DD} with voltage | thstand |
| | CMOS input | 3 | 3 | ; | 3 | ; | 3 | 3 | 3 | ; | 3 | 3 | 3 |
| | CMOS output | - | - | - | - | | 1 | _ | - | - | - | - | - |
| | N-ch O.D. I/O (withstand voltage: 6 V) | = | _ | 2 | 2 | : | 2 | 2 | 2 | (| 3 | 3 | 3 |
| Timer | Timer 16-bit timer | | | 8 channels | | | | | | | | | |
| | Watchdog timer | | | | | | 1 cha | annel | | | | | |
| | Real-time clock (RTC) | | | | | | 1 chan | nel Note 2 | | | | | |
| | 12-bit interval timer (IT) | | | | | | 1 cha | annel | | | | | |
| | Timer output | 3 channels (PWM outputs: 3 Note 3), (PWM outputs: 3 Note 3), 8 channels (PWM outputs: 7 Note 3) Note 3) | | | | | | | | | | | |
| | RTC output | | | | | | = | = | | | | | |
| · · · · · · · · · · · · · · · · · · · | | | | | | | | | | | | | |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C): Start address FF300H R5F100xE, R5F101xE (x = 6 to 8, A to C): Start address FEF00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

2. Only the constant-period interrupt function when the low-speed on-chip oscillator clock (fill) is selected

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| | Item | 40 | ·pin | 4.4 | -pin | 40 | ·pin | F0 | nin | | ·pin |
|-----------------------|--|---|--|-----------------------------|---|-------------------------|--|--------------|--|-------------|--|
| | item | | <u> </u> | 44 | i | | | 52- | -pin I | | İ |
| | | R5F100Ex | R5F101Ex | R5F100Fx | R5F101Fx | R5F100Gx | R5F101Gx | R5F100Jx | R5F101Jx | R5F100Lx | R5F101Lx |
| | | 100 | 101 | 100 | 101 | 100 | 101 | 100 | 101 | 100 | 101 |
| | | Ex | Ex | × | × | χ Ω | ωx | × | × | Ž | Ž |
| Code flash me | emory (KB) | 16 to 192 16 to 512 16 to 512 32 to 512 | | o 512 | 32 to | o 512 | | | | | |
| Data flash me | emory (KB) | 4 to 8 | - | 4 to 8 | _ | 4 to 8 | - | 4 to 8 | _ | 4 to 8 | _ |
| RAM (KB) | | 2 to 1 | 16 ^{Note1} | 2 to : | 32 ^{Note1} | 2 to 3 | 32 ^{Note1} | 2 to 3 | 32 ^{Note1} | 2 to 3 | 32 ^{Note1} |
| Address space | e | 1 MB | | | | | | | | | |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V _{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 5.5 V) | | | | | | | | | |
| | High-speed on-chip oscillator | HS (High LS (Low- | speed ma | ain) mode in) mode: | : 1 to 32 M : 1 to 16 M : 1 to 8 M e: 1 to 4 M | MHz (Vdd = Hz (Vdd = | = 2.4 to 5.5 1.8 to 5.5 | 5 V), V), | | | |
| Subsystem cl | ock | XT1 (crys 32.768 k | | ation, exte | ernal subsy | stem cloc | k input (E | XCLKS) | | | |
| Low-speed or | n-chip oscillator | 15 kHz (TYP.) | | | | | | | | | |
| General-purp | ose registers | (8-bit register × 8) × 4 banks | | | | | | | | | |
| Minimum insti | ruction execution time | 0.03125 μ s (High-speed on-chip oscillator: fih = 32 MHz operation) | | | | | | | | | |
| | | 0.05 μs (High-speed system clock: fмx = 20 MHz operation) | | | | | | | | | |
| | | 30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation) | | | | | | | | | |
| Instruction se | t | AdderMultipl | ication (8 | actor/logic bits × 8 bit | al operation ts) t manipula | | | and Book | ean opera | tion), etc. | |
| I/O port | Total | 3 | 36 | 4 | 40 | 2 | 14 | 4 | 18 | 5 | 58 |
| | CMOS I/O | (N-ch (| 28 O.D. I/O ithstand ge]: 10) | (N-ch [V _{DD} w | 31 O.D. I/O rithstand ge]: 10) | (N-ch (| 34 O.D. I/O ithstand je]: 11) | (N-ch (| 38 O.D. I/O ithstand ge]: 13) | (N-ch (| 18 O.D. I/O ithstand ge]: 15) |
| | CMOS input | | 5 | | 5 | | 5 | | 5 | | 5 |
| | CMOS output | | = | | = | | 1 | | 1 | | 1 |
| | N-ch O.D. I/O (withstand voltage: 6 V) | | 3 | | 4 | | 4 | | 4 | | 4 |
| Timer | 16-bit timer | | | | | 8 cha | nnels | | | | |
| Watchdog timer | | | | | | 1 cha | annel | | | | |
| Real-time clock (RTC) | | | | | | 1 cha | annel | | | | |
| | 12-bit interval timer (IT) | | | | - | | annel | | | | |
| | Timer output | 4 channels (PWM outputs: 4 Note 2), 8 channels (PWM outputs: 7 Note 2) Note 3 outputs: 7 Note 2 Note 3 | | | | | 8 channe outputs: | | | | |
| | RTC output | 1 channe • 1 Hz (s | | ı clock: fsu | ıв = 32.768 | 3 kHz) | | | | | |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H R5F100xJ, R5F101xJ (x = F, G, J, L): Start address F7F00H Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

Absolute Maximum Ratings (TA = 25°C) (2/2)

| Parameter | Symbols | | Conditions | Ratings | Unit |
|----------------------|------------------|------------------------------|--|-------------|------|
| Output current, high | Іон1 | Per pin | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | -40 | mA |
| | | Total of all pins -170 mA | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | -70 | mA |
| | | | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 | -100 | mA |
| | І ОН2 | Per pin | P20 to P27, P150 to P156 | -0.5 | mA |
| | | Total of all pins | | -2 | mA |
| Output current, low | lo _{L1} | Per pin | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 40 | mA |
| | | Total of all pins 170 mA | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | 70 | mA |
| | | | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 | 100 | mA |
| | lo _{L2} | Per pin | P20 to P27, P150 to P156 | 1 | mA |
| | | Total of all pins | | 5 | mA |
| Operating ambient | TA | In normal operati | on mode | -40 to +85 | °C |
| temperature | | In flash memory | programming mode | | |
| Storage temperature | Tstg | | | -65 to +150 | °C |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$


LS (low-speed main) mode: 1.8 V \leq V_{DD} \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C


- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$




AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing



RESET Input Timing



 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (2/5)$

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------------------|---|---|--|------|------|-------------|------|
| Output current, low Note 1 | Per pin for P00 to P07, P10 to P30 to P37, P40 to P47, P50 P64 to P67, P70 to P77, P80 P90 to P97, P100 to P106, P110 to P117, P120, P125 to P130, P140 to P147 | | | | | 8.5 Note 2 | mA |
| | | Per pin for P60 to P63 | | | | 15.0 Note 2 | mA |
| | | Total of P00 to P04, P07, P32 to | $4.0~V \leq EV_{DD0} \leq 5.5~V$ | | | 40.0 | mA |
| | | P37, | $2.7~V \leq EV_{DD0} < 4.0~V$ | | | 15.0 | mA |
| | | P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% Note 3) | $2.4~\text{V} \leq \text{EV}_{\text{DD0}} < 2.7~\text{V}$ | | | 9.0 | mA |
| | | Total of P05, P06, P10 to P17, P30, | $4.0~V \leq EV_{DD0} \leq 5.5~V$ | | | 40.0 | mA |
| | | P31, P50 to P57, P60 to P67, | $2.7~V \leq EV_{DD0} < 4.0~V$ | | | 35.0 | mA |
| | | P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ Note 3) | $2,4 \text{ V} \le \text{EV}_{\text{DDO}} < 2.7 \text{ V}$ | | | 20.0 | mA |
| | | Total of all pins (When duty ≤ 70% Note 3) | | | | 80.0 | mA |
| | lo _{L2} | Per pin for P20 to P27, P150 to P156 | | | _ | 0.4 Note 2 | mA |
| | | Total of all pins (When duty ≤ 70% Note 3) | $2.4~V \leq V_{DD} \leq 5.5~V$ | | | 5.0 | mA |

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$


<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$


However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Simplified I²C mode mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remarks 1. $R_b[\Omega]$:Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance

- 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
- 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

| Parameter | Symbol | | Conditions | | ed main) Mode | Unit |
|--|---------------|---|--|---------------|---------------|------|
| | | | | MIN. | MAX. | |
| SCKp cycle time Note 1 | tkcy2 | $4.0~V \le EV_{DD0} \le 5.5$ | 24 MHz < fмск | 28/fмск | | ns |
| | | V, | 20 MHz < fмcк ≤ 24 MHz | 24/fмск | | ns |
| | | $2.7 \ V \leq V_b \leq 4.0 \ V$ | 8 MHz < fмcк ≤ 20 MHz | 20/fмск | | ns |
| | | | 4 MHz < fmck ≤ 8 MHz | 16/fмск | | ns |
| | | | fмcк ≤ 4 MHz | 12/fмск | | ns |
| | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0$ | 24 MHz < fmck | 40/fмск | | ns |
| | | V, | 20 MHz < fмcк ≤ 24 MHz | 32/fмск | | ns |
| | | $2.3~V \leq V_b \leq 2.7~V$ | 16 MHz < fмск ≤ 20 MHz | 28/fмск | | ns |
| | | | 8 MHz < fмск ≤ 16 MHz | 24/fмск | | ns |
| | | | 4 MHz < fмcк ≤ 8 MHz | 16/fмск | | ns |
| | | | fмск ≤ 4 MHz | 12/fмск | | ns |
| | | 2.4 V ≤ EV _{DD0} < 3.3 | 24 MHz < fмск | 96/fмск | | ns |
| | | V, | 20 MHz < fмск ≤ 24 MHz | 72/fмск | | ns |
| | | $1.6 \ V \leq V_b \leq 2.0 \ V$ | 16 MHz < fмcк ≤ 20 MHz | 64/ƒмск | | ns |
| | | | 8 MHz < fмск ≤ 16 MHz | 52/fмск | | ns |
| | | | 4 MHz < fmck ≤ 8 MHz | 32/fмск | | ns |
| | | | fмcк ≤ 4 MHz | 20/fмск | | ns |
| SCKp high-/low-level width | tkH2, | $4.0 \ V \le EV_{DD0} \le 5.$ $2.7 \ V \le V_b \le 4.0 \ V$ | | tксу2/2 - 24 | | ns |
| | | $2.7 \ V \le EV_{DD0} < 4.$ $2.3 \ V \le V_b \le 2.7 \ V$ | | tkcy2/2 - 36 | | ns |
| | | $2.4 \ V \le EV_{DD0} < 3.$ $1.6 \ V \le V_b \le 2.0 \ V$ | | tkcy2/2 - 100 | | ns |
| SIp setup time (to SCKp↑) Note2 | tsık2 | $ 4.0 \ V \leq EV_{DD0} \leq 5. $ $ 2.7 \ V \leq V_b \leq 4.0 \ V $ | • | 1/fмск + 40 | | ns |
| | | $2.7 \ V \le EV_{DD0} < 4.$ $2.3 \ V \le V_b \le 2.7 \ V$ | | 1/fмск + 40 | | ns |
| | | $2.4 \ V \le EV_{DD0} < 3.$ $1.6 \ V \le V_b \le 2.0 \ V$ | | 1/fмск + 60 | | ns |
| SIp hold time (from SCKp↑) Note 3 | tksi2 | | | 1/fmck + 62 | | ns |
| Delay time from SCKp↓ to SOp output Note 4 | t KSO2 | $4.0~V \leq EV_{DD0} \leq 5.$ $C_b = 30~pF,~R_b = 1$ | $0.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $0.4 \text{ k}Ω$ | | 2/fмск + 240 | ns |
| | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$ | | | 2/fмск + 428 | ns |
| | | $2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 3.$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5$ | 3 V, 1.6 V ≤ V _b ≤ 2.0 V 5.5 kΩ | | 2/fмск + 1146 | ns |

(Notes, Caution and Remarks are listed on the next page.)

4.10 52-pin Products

R5F100JCAFA, R5F100JDAFA, R5F100JEAFA, R5F100JFAFA, R5F100JGAFA, R5F100JHAFA, R5F100JJAFA, R5F100JKAFA, R5F100JLAFA


R5F101JCAFA, R5F101JDAFA, R5F101JEAFA, R5F101JFAFA, R5F101JJAFA, R5F101JJAFA, R5F101JJAFA, R5F101JAFA, R5F101JKAFA, R5F101JLAFA

R5F100JCDFA, R5F100JDDFA, R5F100JEDFA, R5F100JFDFA, R5F100JDFA, R5F100JPA, R R5F100JKDFA, R5F100JLDFA

R5F101JCDFA, R5F101JDDFA, R5F101JEDFA, R5F101JFDFA, R5F101JDFA, R5 R5F101JKDFA, R5F101JLDFA

R5F100JCGFA, R5F100JDGFA, R5F100JEGFA, R5F100JFGFA, R5F100JGGFA, R5F100JHGFA, R5F100JJGFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP52-10x10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3 |



© 2012 Renesas Electronics Corporation. All rights reserved.

(UNIT:mm)

DIMENSIONS

10.00±0.10

10.00±0.10

12.00±0.20

12.00±0.20 1.70 MAX.

 0.10 ± 0.05 1.40

0.32±0.05

 $0.50 {\pm} 0.15$

 0° to 8° 0.65


0.13 0.10

0.145±0.055

4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F101PGDFB, R5F101PGDFB, R5F101PJDFB, R5F101PJDFB, R5F101PLDFB R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|-----------------------|--------------|-----------------|-----------------|
| P-LFQFP100-14x14-0.50 | PLQP0100KE-A | P100GC-50-GBR-1 | 0.69 |



 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

| | | | Description |
|------|--------------|--------|--|
| Rev. | Date | Page | Summary |
| 3.00 | Aug 02, 2013 | 81 | Modification of figure of AC Timing Test Points |
| | | 81 | Modification of description and note 3 in (1) During communication at same potential (UART mode) |
| | | 83 | Modification of description in (2) During communication at same potential (CSI mode) |
| | | 84 | Modification of description in (3) During communication at same potential (CSI mode) |
| | | 85 | Modification of description in (4) During communication at same potential (CSI mode) (1/2) |
| | | 86 | Modification of description in (4) During communication at same potential (CSI mode) (2/2) |
| | | 88 | Modification of table in (5) During communication at same potential (simplified I ² C mode) (1/2) |
| | | 89 | Modification of table and caution in (5) During communication at same potential (simplified I ² C mode) (2/2) |
| | | 91 | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) |
| | | 92, 93 | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 94 | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 95 | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2) |
| | | 96 | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2) |
| | | 97 | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3) |
| | | 98 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3) |
| | | 99 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 100 | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 102 | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2) |
| | | 103 | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2) |
| | | 106 | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2) |
| | | 107 | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (2/2) |
| | | 109 | Addition of (1) I ² C standard mode |
| | | 111 | Addition of (2) I ² C fast mode |
| | | 112 | Addition of (3) I ² C fast mode plus |
| | | 112 | Modification of IICA serial transfer timing |
| | | 113 | Addition of table in 2.6.1 A/D converter characteristics |
| | | 113 | Modification of description in 2.6.1 (1) |
| | | 114 | Modification of notes 3 to 5 in 2.6.1 (1) |
| | | 115 | Modification of description and notes 2, 4, and 5 in 2.6.1 (2) |
| | | 116 | Modification of description and notes 3 and 4 in 2.6.1 (3) |
| | | 117 | Modification of description and notes 3 and 4 in 2.6.1 (4) |

| | | | Description |
|------|--------------|---------------|--|
| Rev. | Date | Page | Summary |
| 3.00 | Aug 02, 2013 | 118 | Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics |
| | | 118 | Modification of table and note in 2.6.3 POR circuit characteristics |
| | | 119 | Modification of table in 2.6.4 LVD circuit characteristics |
| | | 120 | Modification of table of LVD Detection Voltage of Interrupt & Reset Mode |
| | | 120 | Renamed to 2.6.5 Power supply voltage rising slope characteristics |
| | | 122 | Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes |
| | | 123 | Modification of caution 1 and description |
| | | 124 | Modification of table and remark 3 in Absolute Maximum Ratings (T _A = 25°C) |
| | | 126 | Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics |
| | | 126 | Modification of table in 3.2.2 On-chip oscillator characteristics |
| | | 127 | Modification of note 3 in 3.3.1 Pin characteristics (1/5) |
| | | 128 | Modification of note 3 in 3.3.1 Pin characteristics (2/5) |
| | | 133 | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2) |
| | | 135 | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (2/2) |
| | | 137 | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (1/2) |
| | | 139 | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2) |
| | | 140 | Modification of (3) Peripheral Functions (Common to all products) |
| | | 142 | Modification of table in 3.4 AC Characteristics |
| | | 143 | Addition of Minimum Instruction Execution Time during Main System Clock Operation |
| | | 143 | Modification of figure of AC Timing Test Points |
| | | 143 | Modification of figure of External System Clock Timing |
| | | 145 | Modification of figure of AC Timing Test Points |
| | | 145 | Modification of description, note 1, and caution in (1) During communication at same potential (UART mode) |
| | | 146 | Modification of description in (2) During communication at same potential (CSI mode) |
| | | 147 | Modification of description in (3) During communication at same potential (CSI mode) |
| | | 149 | Modification of table, note 1, and caution in (4) During communication at same potential (simplified I ² C mode) |
| | | 151 | Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) |
| | | 152 to 154 | Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 155 | Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3) |
| | | 156 | Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3) |
| | | 157, 158 | Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 160, 161 | Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) |