



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fdafp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5.8 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1$ MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz

- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



- 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode.

Remarks 1. fill: Low-speed on-chip oscillator clock frequency

- **2.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



AC Timing Test Points Vін/Vон Vін/Vон Test points VIL/VOL VIL/VOL **External System Clock Timing** 1/f_{EX}/ 1/f_{EXS} texl/ texн/ **t**EXLS **t**EXHS EXCLK/EXCLKS **TI/TO Timing** t⊤ı∟ tтıн TI00 to TI07, TI10 to TI17 **1/f**то TO00 to TO07, TO10 to TO17 **Interrupt Request Input Timing** tINTL **t**INTH INTP0 to INTP11 **Key Interrupt Input Timing t**ĸĸ KR0 to KR7 **RESET** Input Timing tRSL RESET



(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Symbol Conditions		HS (high- speed main) Mode		· · ·	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$	tксү2/2 – 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	tксү2/2 – 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq E V_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{split}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 3}	tsik2	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$\begin{array}{l} 2.7 \ V \leq E V_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{array}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) ^{№te 4}	tksi2		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output Note 5	tkso2	$\label{eq:V_def} \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \\ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 1.4 \ k\Omega \end{array}$		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
		$\label{eq:V_def} \begin{array}{l} 2.7 \; V \leq EV_{\text{DD0}} < 4.0 \; V, \; 2.3 \; V \leq V_{b} \leq 2.7 \\ V, \\ C_{b} = 30 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



Parameter Symb		Symbol Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:V} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
			1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:linear} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$ \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split} $	1/f _{MCK} + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:VDD} \begin{split} & 1.8 \ V \leq EV_{\rm DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\rm b} \leq 2.0 \ V^{\text{Note 2}}, \\ & C_{\rm b} = 100 \ pF, \ R_{\rm b} = 5.5 \ k\Omega \end{split}$	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)


Notes 1. The value must also be equal to or less than f_MCK/4.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
 - 4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
 - 5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV _{DD0} - 0.7			V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Іон1 = -2.0 mA	EV _{DD0} - 0.6			V
		P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	EV _{DD0} - 0.5			V
	Vон2	P20 to P27, P150 to P156	$\begin{array}{l} \text{2.4 V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ \text{I}_{\text{OH2}} = -100 \ \mu \text{ A} \end{array}$	Vdd - 0.5			۷
Output voltage, low	P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V	
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.6	V
			$eq:local_$			0.4	V
			$eq:local_$			0.4	۷
	Vol2	P20 to P27, P150 to P156	$\begin{array}{l} \text{2.4 V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},\\ \text{Iol2} = 400 \ \mu \text{ A} \end{array}$			0.4	۷
		$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			2.0	V	
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V	

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (4/5)

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	fin = 32 MHz ^{Note 4}	$V_{DD} = 5.0 V$		0.54	2.90	mA
Current	Note 2	mode	speed main) mode ^{Note 7}		V _{DD} = 3.0 V		0.54	2.90	mA
				fin = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.44	2.30	mA
					V _{DD} = 3.0 V		0.44	2.30	mA
				fin = 16 MHz ^{Note 4}	$V_{DD} = 5.0 V$		0.40	1.70	mA
					V _{DD} = 3.0 V		0.40	1.70	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.90	mA
			speed main) mode ^{Note 7}	$V_{DD} = 5.0 V$	Resonator connection		0.45	2.00	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3}$,	Square wave input		0.28	1.90	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.45	2.00	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	1.02	mA
				$V_{DD} = 5.0 V$	Resonator connection		0.26	1.10	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3}$,	Square wave input		0.19	1.02	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.26	1.10	mA
			Subsystem clock operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μA
				$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μA
				$T_A = +25^{\circ}C$	Resonator connection		0.49	0.76	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		0.37	1.17	μA
				$T_A = +50^{\circ}C$	Resonator connection		0.56	1.36	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.53	1.97	μA
				$T_A = +70^{\circ}C$	Resonator connection		0.72	2.16	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.82	3.37	μA
				$T_A = +85^{\circ}C$	Resonator connection		1.01	3.56	μA
				fsuв = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μA
				$T_A = +105^{\circ}C$	Resonator connection		3.20	15.56	μA
	DD3 ^{Note 6}	STOP	$T_A = -40^{\circ}C$				0.18	0.50	μA
		mode ^{Note 8}	T _A = +25°C	T _A = +25°C			0.23	0.50	μA
			$T_A = +50^{\circ}C$				0.30	1.10	μA
			$T_A = +70^{\circ}C$				0.46	1.90	μA
			T _A = +85°C				0.75	3.30	μA
			T _A = +105°C	;			2.94	15.30	μA

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (TA = -40 to $+105^{\circ}$ C, 2.4 V $\leq EV_{DD0} \leq V_{DD} \leq 5.5$ V, Vss = EVss₀ = 0 V) (2/2)

(Notes and Remarks are listed on the next page.)



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or Vss, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 32 MHz

2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. file: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{\text{A}}=25^{\circ}\text{C}$



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



3.4 AC Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсү	Main system clock (fmain)	HS (high-speed main) mode	$\frac{2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}}$	0.03125 0.0625		1	μS μS
		operation Subsystem of operation	clock (fsub)	$2.4V\!\leq\!V_{DD}\!\leq\!5.5V$	28.5	30.5	31.3	μs
		In the self	HS (high-speed	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μS
		programming mode		$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
External system clock frequency	fex	$2.7 V \le V_{DD} \le$	≤ 5.5 V	•	1.0		20.0	MHz
		$2.4~V \leq V_{\text{DD}} < 2.7~V$			1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high-	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			24			ns
level width, low-level width		$2.4~V \leq V_{\text{DD}} < 2.7~V$			30			ns
	texhs, texls				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns ^{Note}
TO00 to TO07, TO10 to TO17	fто	HS (high-spe	ed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
output frequency		main) mode	2.7 V ≤	\leq EV _{DD0} < 4.0 V			8	MHz
			2.4 V	\leq EV _{DD0} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	ed 4.0 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V	$\leq EV_{DD0} < 4.0 V$			8	MHz
			2.4 V	$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			4	MHz
Interrupt input high-level width,	tintн,	INTP0	2.4 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	t intl	INTP1 to INT	P11 2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	tкв	KR0 to KR7	2.4 V	$2.4~V \le EV_{\text{DD0}} \le 5.5~V$				ns
RESET low-level width	trsl				10			μs


Note The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $2.4V \le EV_{DD0} < 2.7 \text{ V}$: MIN. 125 ns

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))



TI/TO Timing





Parameter	Symbol	Symbol Conditions		HS (high-speed main) Mode		
			MIN.	MAX.		
SCLr clock frequency	fscL	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$		400 Note1	kHz	
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$		100 Note1	kHz	
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$				
Hold time when SCLr = "L"	tLow	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns	
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns	
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$				
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns	
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns	
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$				
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1/fмск + 220 Note2		ns	
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	Note2			
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V,$	1/fмск + 580 Note2		ns	
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$	Note2			
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	770	ns	
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$				
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	1420	ns	
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$				


(4) During communication at same potential (simplified l²C mode) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

- Notes 1. The value must also be equal to or less than $f_{MCK}/4$.
 - **2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)



CSI mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))
 - **4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F100PLDFB R5F101PFDFB, R5F101PGDFB, R5F101PHDFB, R5F101PJDFB, R5F101PKDFB, R5F101PLDFB R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69




©2012 Renesas Electronics Corporation. All rights reserved.



4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB



©2012 Renesas Electronics Corporation. All rights reserved.

х

y ZD

ZE

0.08

0.75

0.75



Revision History

RL78/G13 Data Sheet

			Description
Rev.	Date	Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings ($T_A = 25^{\circ}C$)
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100- pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.