

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	3K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fddfp-x0

1.3.4 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

- 48-pin plastic HWQFN (7×7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V_{ss}.

1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



Cautions 1. Make EV_{SS0} pin the same potential as V_{ss} pin.


2. Make V_{DD} pin the potential that is higher than EV_{VDD0} pin.
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{VDD0} pins and connect the V_{ss} and EV_{SS0} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.3.14 128-pin products

- 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)




Cautions 1. Make EV_{SS0}, EV_{SS1} pins the same potential as V_{SS} pin.

2. Make V_{DD} pin the potential that is higher than EV_{DD0}, EV_{DD1} pins (EV_{DD0} = EV_{DD1}).
3. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD}, EV_{DD0} and EV_{DD1} pins and connect the V_{SS}, EV_{SS0} and EV_{SS1} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (3/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer 0.8EV _{DD0}		EV _{DD0}	V
	V_{IH2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V \leq EV _{DD0} \leq 5.5 V	2.2		EV _{DD0}
			TTL input buffer 3.3 V \leq EV _{DD0} < 4.0 V	2.0		EV _{DD0}
			TTL input buffer 1.6 V \leq EV _{DD0} < 3.3 V	1.5		EV _{DD0}
	V_{IH3}	P20 to P27, P150 to P156	0.7V _{DD}		V _{DD}	V
	V_{IH4}	P60 to P63	0.7EV _{DD0}		6.0	V
	V_{IH5}	P121 to P124, P137, EXCLK, EXCLKS, RESET	0.8V _{DD}		V _{DD}	V
Input voltage, low	V_{IL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer 0		0.2EV _{DD0}	V
	V_{IL2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V \leq EV _{DD0} \leq 5.5 V	0		0.8
			TTL input buffer 3.3 V \leq EV _{DD0} < 4.0 V	0		0.5
			TTL input buffer 1.6 V \leq EV _{DD0} < 3.3 V	0		0.32
	V_{IL3}	P20 to P27, P150 to P156	0		0.3V _{DD}	V
	V_{IL4}	P60 to P63	0		0.3EV _{DD0}	V
	V_{IL5}	P121 to P124, P137, EXCLK, EXCLKS, RESET	0		0.2V _{DD}	V







Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.



Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I_{LIH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{DD0}$		1	μA		
	I_{LIH2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{DD}$		1	μA		
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{DD}$	In input port or external clock input	1	μA		
						10	μA		
Input leakage current, low	I_{LIL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$		-1	μA		
	I_{LIL2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{SS}$		-1	μA		
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{SS}$	In input port or external clock input	-1	μA		
						-10	μA		
On-chip pll-up resistance	R_u	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$, In input port		10	20	100	$k\Omega$

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

AC Timing Test Points**External System Clock Timing****TI/TO Timing****Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**

UART mode connection diagram (during communication at same potential)**UART mode bit width (during communication at same potential) (reference)**

Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. f_{MCK} : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate	Reception	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{\text{Note 4}}$	f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		bps
				f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		f _{MCK} /6 Note 1		Mbps
				f _{MCK} /6 Notes 1 to 3		f _{MCK} /6 Notes 1, 2		f _{MCK} /6 Notes 1, 2		bps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with EV_{DD0} ≥ V_b.
3. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
 - 2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 2.6 Mbps
 - 1.8 V ≤ EV_{DD0} < 2.4 V : MAX. 1.3 Mbps

4. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)16 MHz (2.4 V ≤ V_{DD} ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V_{DD} ≤ 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.


Remarks 1. V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

CSI mode connection diagram (during communication at different potential)

- Remarks**
1. R_b[Ω]: Communication line (SCK_p, SO_p) pull-up resistance, C_b[F]: Communication line (SCK_p, SO_p) load capacitance, V_b[V]: Communication line voltage
 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number , n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 3. f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	t_{KH2} , t_{KL2}	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	$t_{KCY2}/2$ – 12		$t_{KCY2}/2$ – 50		$t_{KCY2}/2$ – 50		ns
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	$t_{KCY2}/2$ – 18		$t_{KCY2}/2$ – 50		$t_{KCY2}/2$ – 50		ns
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2}	$t_{KCY2}/2$ – 50		$t_{KCY2}/2$ – 50		$t_{KCY2}/2$ – 50		ns
Slp setup time (to SCKp↑) ^{Note 3}	t_{SIK2}	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	$1/f_{MCK}$ + 20		$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		ns
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	$1/f_{MCK}$ + 20		$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		ns
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2}	$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		ns
Slp hold time (from SCKp↑) ^{Note 4}	t_{SIS2}		$1/f_{MCK} +$ 31		$1/f_{MCK}$ + 31		$1/f_{MCK}$ + 31		ns
Delay time from SCKp↓ to SOp output ^{Note 5}	t_{KS02}	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$		$2/f_{MCK}$ + 120		$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573	ns
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$		$2/f_{MCK}$ + 214		$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573	ns
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2} , $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$		$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573	ns

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

2. Use it with $EV_{DD0} \geq V_b$.
3. When $DAP_{mn} = 0$ and $CKP_{mn} = 0$, or $DAP_{mn} = 1$ and $CKP_{mn} = 1$. The Slp setup time becomes “to SCKp↑” when $DAP_{mn} = 0$ and $CKP_{mn} = 1$, or $DAP_{mn} = 1$ and $CKP_{mn} = 0$.
4. When $DAP_{mn} = 0$ and $CKP_{mn} = 0$, or $DAP_{mn} = 1$ and $CKP_{mn} = 1$. The Slp hold time becomes “from SCKp↑” when $DAP_{mn} = 0$ and $CKP_{mn} = 1$, or $DAP_{mn} = 1$ and $CKP_{mn} = 0$.
5. When $DAP_{mn} = 0$ and $CKP_{mn} = 0$, or $DAP_{mn} = 1$ and $CKP_{mn} = 1$. The delay time to SOp output becomes “from SCKp↑” when $DAP_{mn} = 0$ and $CKP_{mn} = 1$, or $DAP_{mn} = 1$ and $CKP_{mn} = 0$.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

(2) When reference voltage (+) = $\text{AV}_{\text{REFP}}/\text{ANI}0$ ($\text{ADREFP}1 = 0$, $\text{ADREFP}0 = 1$), reference voltage (-) = $\text{AV}_{\text{REFM}}/\text{ANI}1$ ($\text{ADREFM} = 1$), target pin : ANI16 to ANI26

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{ss}} = \text{EV}_{\text{ss}0} = \text{EV}_{\text{ss}1} = 0 \text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $\text{AV}_{\text{REFM}} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	± 5.0	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}		1.2	± 8.5	LSB
Conversion time	t _{CONV}	10-bit resolution Target ANI pin : ANI16 to ANI26	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.35	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 0.60	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.35	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 3.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 6.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 2.0	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5}			± 2.5	LSB
Analog input voltage	V _{AIN}	ANI16 to ANI26		0		AV_{REFP} and $\text{EV}_{\text{DD}0}$	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $\text{AV}_{\text{REFP}} < \text{V}_{\text{DD}}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

4. When $\text{AV}_{\text{REFP}} < \text{EV}_{\text{DD}0} \leq \text{V}_{\text{DD}}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

2.6.2 Temperature sensor/internal reference voltage characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference voltage	V_{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor that depends on the temperature		-3.6		mV/ $^\circ\text{C}$
Operation stabilization wait time	t_{AMP}		5			μs

2.6.3 POR circuit characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POR}	Power supply rise time	1.47	1.51	1.55	V
	V_{PDR}	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T_{PW}		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} . This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).







(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	I_{DD2} Note 2	HALT mode	HS (high-speed main) mode Note 7	$f_{IH} = 32 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.62	3.40	mA	
					$V_{DD} = 3.0 \text{ V}$		0.62	3.40	mA	
				$f_{IH} = 24 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.50	2.70	mA	
					$V_{DD} = 3.0 \text{ V}$		0.50	2.70	mA	
				$f_{IH} = 16 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.44	1.90	mA	
					$V_{DD} = 3.0 \text{ V}$		0.44	1.90	mA	
		HS (high-speed main) mode Note 7	$f_{MX} = 20 \text{ MHz}$ Note 3, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.31	2.10	mA		
				Resonator connection		0.48	2.20	mA		
			$f_{MX} = 20 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.31	2.10	mA		
				Resonator connection		0.48	2.20	mA		
			$f_{MX} = 10 \text{ MHz}$ Note 3, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.21	1.10	mA		
				Resonator connection		0.28	1.20	mA		
			$f_{MX} = 10 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.21	1.10	mA		
				Resonator connection		0.28	1.20	mA		
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = -40^\circ\text{C}$	Square wave input		0.28	0.61	μA		
				Resonator connection		0.47	0.80	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +25^\circ\text{C}$	Square wave input		0.34	0.61	μA		
				Resonator connection		0.53	0.80	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +50^\circ\text{C}$	Square wave input		0.41	2.30	μA		
				Resonator connection		0.60	2.49	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +70^\circ\text{C}$	Square wave input		0.64	4.03	μA		
				Resonator connection		0.83	4.22	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +85^\circ\text{C}$	Square wave input		1.09	8.04	μA		
				Resonator connection		1.28	8.23	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +105^\circ\text{C}$	Square wave input		5.50	41.00	μA		
				Resonator connection		5.50	41.00	μA		
I_{DD3} Note 6	STOP mode Note 8	$T_A = -40^\circ\text{C}$					0.19	0.52	μA	
		$T_A = +25^\circ\text{C}$					0.25	0.52	μA	
		$T_A = +50^\circ\text{C}$					0.32	2.21	μA	
		$T_A = +70^\circ\text{C}$					0.55	3.94	μA	
		$T_A = +85^\circ\text{C}$					1.00	7.95	μA	
		$T_A = +105^\circ\text{C}$					5.00	40.00	μA	

(Notes and Remarks are listed on the next page.)

TI/TO Timing**Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing**



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Data setup time (reception)	t _{SU:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 340 <small>Note 2</small>		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 340 <small>Note 2</small>		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	1/f _{MCK} + 760 <small>Note 2</small>		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 760 <small>Note 2</small>		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	1/f _{MCK} + 570 <small>Note 2</small>		ns
Data hold time (transmission)	t _{HD:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	0	1420	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	0	1420	ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	0	1215	ns

Notes 1. The value must also be equal to or less than f_{MCK}/4.2. Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.


Remarks

1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))




4.4 30-pin Products

R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP
 R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP
 R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP
 R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP
 R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



detail of lead end

**NOTE**

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	9.85±0.15
B	0.45 MAX.
C	0.65 (T.P.)
D	0.24 ^{+0.08} _{-0.07}
E	0.1±0.05
F	1.3±0.1
G	1.2
H	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
P	3° ^{+5°} _{-3°}
T	0.25
U	0.6±0.15

©2012 Renesas Electronics Corporation. All rights reserved.

4.11 64-pin Products

R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA, R5F100LGAFA, R5F100LHAFA, R5F100LJAFA,
 R5F100LKAFA, R5F100LLAFA
 R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA, R5F101LGAFA, R5F101LHAFA, R5F101LJAFA,
 R5F101LKAFA, R5F101LLAFA
 R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LF DFA, R5F100LG DFA, R5F100LHDFA, R5F100LJDFA,
 R5F100LK DFA, R5F100LL DFA
 R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LF DFA, R5F101LG DFA, R5F101LHDFA, R5F101LJDFA,
 R5F101LK DFA, R5F101LL DFA
 R5F100LCGFA, R5F100LDGFA, R5F100LEGFA, R5F100LFGFA, R5F100LGGFA, R5F100LHGFA,
 R5F100LJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51

