



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fedfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	1	-1	1	(7/12)
Pin count	Package	Data flash	Fields of Application	Ordering Part Number
52 pins	52-pin plastic LQFP (10 × 10	Mounted	A	R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAFA#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0,
	mm, 0.65 mm			R5F100JJAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0
	pitch)			R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAFA#X0,
				R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0,
				R5F100JJAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0
			D	R5F100JCDFA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0,
				R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0,
				R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0
				R5F100JCDFA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0,
				R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0,
				R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0
			G	R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0,
				R5F100JFGFA#V0,R5F100JGGFA#V0,R5F100JHGFA#V0,
				R5F100JJGFA#V0
				R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0,
				R5F100JFGFA#X0,R5F100JGGFA#X0, R5F100JHGFA#X0,
				R5F100JJGFA#X0
		Not	А	R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAFA#V0,
		mounted		R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0,
				R5F101JJAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0
				R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAFA#X0,
				R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0,
				R5F101JJAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0
			D	R5F101JCDFA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0,
				R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0,
				R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0
				R5F101JCDFA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0,
				R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0,
				R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.6 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	А	В	С	D	E	F	_
	P60/SCLA0	Vdd	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	
6							6
	P62	P61/SDAA0	Vss	REGC	RESET	P120/ANI19	
5							5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/(SCLA0) /(TI03)/(TO03)	P31/TI03/TO03/ INTP4/ PCLBUZ0	P00/TI00/TxD1	P01/TO00/RxD1	4
3	P50/INTP1/ SI11/SDA11	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02)	P22/ANI2	P20/ANI0/ AVrefp	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK11/SCL11	P16/TI01/TO01/ INTP5/(RxD0)	P12/SO00/ TxD0/TOOLTxD /(TI05)/(TO05)	P11/SI00/RxD0/ TOOLRxD/ SDA00/(TI06)/ (TO06)	P24/ANI4	P23/ANI3	2
1	P51/INTP2/ SO11	P17/TI02/TO02/ (TxD0)	P13/TxD2/ SO20/(SDAA0)/ (TI04)/(TO04)	P10/SCK00/ SCL00/(TI07)/ (TO07)	P147/ANI18	P25/ANI5	1
	А	В	С	D	E	F	

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



1.3.14 128-pin products

• 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



Cautions 1. Make EVsso, EVss1 pins the same potential as Vss pin.

- 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




1.5 Block Diagram

1.5.1 20-pin products






1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




1.5.9 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.



1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Юн1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Iol1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins			mA
Operating ambient	TA	In normal operati	on mode	-40 to +85	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (TA = 25°C) (2/2)

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1$ MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz

- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C



Parameter	Symbol		Conditions		speed	high- main) ode		/-speed Mode	voltage	low- e main) ode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Recep- tion	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$			fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 4}$		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			fмск/6 Note 1		fмск/6 Note 1		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate fмск = fclк ^{Note 4}		5.3		1.3		0.6	Mbps
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}$			fMCK/6 Notes 1 to 3		fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate fмск = fclк ^{Note 4}		5.3		1.3		0.6	Mbps

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$.

 $2.4~V \leq EV_{\text{DD0}} < 2.7~V$: MAX. 2.6 Mbps

 $1.8~V \leq EV_{\text{DD0}} < 2.4~V$: MAX. 1.3 Mbps

4. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode: $32 \text{ MHz} (2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$

	16 MHz (2.4 V \leq VDD \leq 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V \leq V_{DD} \leq 5.5 V)

LV (low-voltage main) mode: $4 \text{ MHz} (1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V})$

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** $V_{b}[V]$: Communication line voltage
 - **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- **Remark** When using the X1 oscillator and XT1 oscillator, refer to **5.4 System Clock Oscillator**.

3.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy		–40 to –20 °C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105 °C	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.



3.3 DC Characteristics

3.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{∾te 1}	Іон1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$2.4~V \leq EV_{DD0} \leq 5.5~V$			-3.0 Note 2	mA
		Total of P00 to P04, P07, P32 to P37,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
		P125 to P127, P130, P140 to P145	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-10.0	mA
			$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31,				-30.0	mA
		P50 to P57, P64 to P67, P70 to P77, P80	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-19.0	mA
		to P87, P90 to P97, P100, P101, P110 to $-\frac{1}{4}$ P117, P146, P147 (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4~V \leq EV_{DD0} < 2.7~V$			-10.0	mA
Іона		Total of all pins (When duty ≤ 70% ^{№te 3})	$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$			-60.0	mA
	Per pin for P20 to P27, P150 to P156	2,4 V \leq V_{DD} \leq 5.5 V			-0.1 ^{Note 2}	mA	
	Юнг	Total of all pins (When duty $\leq 70\%^{\text{Note 3}}$)	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-1.5	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, EV_{DD1}, V_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).
 - Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
 - <Example> Where n = 80% and $I_{OH} = -10.0 \text{ mA}$
 - Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

- Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, Id Iow ^{Note 1}	Iol1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				8.5 ^{Note 2}	mA
		Per pin for P60 to P63				15.0 ^{Note 2}	mA
		Total of P00 to P04, P07, P32 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			40.0	mA
		P40 to P47, P102 to P106, P120,	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			15.0	mA
			$2.4~V \leq EV_{\text{DD0}} < 2.7~V$			9.0	mA
		P31, P50 to P57, P60 to P67,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			40.0	mA
			$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			35.0	mA
		P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (When duty $\leq 70\%$ ^{Note 3})	$2,4~V \leq EV_{DD0} < 2.7~V$			20.0	mA
		Total of all pins (When duty \leq 70% ^{Note 3})				80.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156			_	0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% ^{Note 3})	$2,4~V \le V_{\text{DD}} \le 5.5~V$			5.0	mA

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (2/5)

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OL} = 10.0 \text{ mA}$

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \cong 8.7 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ mA \end{array}$	EV _{DD0} - 0.7			V
		P90 to P97, P100 to P106, P110 to	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Ioh1 = -2.0 mA	EV _{DD0} - 0.6			V
		P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$	EV _{DD0} - 0.5			V
	Vон2	P20 to P27, P150 to P156	2.4 V \leq V _{DD} \leq 5.5 V, Іон ₂ = -100 μ А	Vdd - 0.5			V
Output voltage, low	Vol1	P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:eq:observed}$			0.7	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DL1}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$eq:local_$			0.4	V
	Vol2	P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3		$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ mA \end{array}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OL3}} = 5.0 \ mA \end{array}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V
			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (4/5)

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or Vss, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 32 MHz

2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. file: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{\text{A}}=25^{\circ}\text{C}$



(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Conditions		HS (high-spee	Unit	
				MIN.	MAX.	
SCKp cycle time ^{Note 1}	tксү2	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \\ V, \end{array}$	24 MHz < fмск	28/f мск		ns
			$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	24/f мск		ns
		$2.7 V \le V_b \le 4.0 V$	$8 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	20/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/f мск		ns
		$\begin{array}{l} 2.7 \ V \leq E V_{DD0} < 4.0 \\ V, \end{array}$	24 MHz < fмск	40/f мск		ns
			$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	32/f мск		ns
		$2.3V{\leq}V_b{\leq}2.7V$	$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	28/f мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	24/fмск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	16/f мск		ns
			fмск \leq 4 MHz	12/f мск		ns
		$2.4~V \leq EV_{DD0} < 3.3$	24 MHz < fмск	96/f мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	72/f мск		ns
		$1.6 V {\le} V_b {\le} 2.0 V$	$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	64/f мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	52/f мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	32/f мск		ns
			fмск \leq 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tкL2	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		tkcy2/2 - 24		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V \end{array}$		tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{\text{DD0}} < 3. \\ 1.6 \; V \leq V_{\text{b}} \leq 2.0 \; V \end{array}$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{№te2}	tsik2	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5. \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		1/fмск + 40		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		1/fмск + 40		ns
		$\label{eq:linear} \begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} < 3. \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V \end{array}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) ^{№te 3}	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkso2	$\label{eq:linear} \begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5. \\ C_{\text{b}} = 30 \; pF, \; R_{\text{b}} = 1 \end{array}$	5 V, 2.7 V \leq Vb \leq 4.0 V, .4 k\Omega		2/fмск + 240	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ C_{\text{b}} = 30 \ p\text{F}, \ R_{\text{b}} = 2 \end{array}$	0 V, 2.3 V \leq V _b \leq 2.7 V, 2.7 kΩ		2/fмск + 428	ns
			3 V, 1.6 V \leq Vb \leq 2.0 V		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)



3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.90	4.06	4.22	V
voltage			Power supply fall time	3.83	3.98	4.13	V
		VLVD1	Power supply rise time	3.60	3.75	3.90	V
			Power supply fall time	3.53	3.67	3.81	V
		VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pu	ulse width	t∟w		300			μS
Detection de	elay time					300	μS

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)


Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Interrupt and reset	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1,	2.64	2.75	2.86	V	
mode	VLVDD1	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	Vlvdd3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V



4.4 30-pin Products

R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18





0.5

0.13

0.10 3°+5°

0.25

0.6±0.15

L

M N

P T

U

©2012 Renesas Electronics Corporation. All rights reserved.

	Description		
Rev.	Date	Page	Summary
3.00	Aug 02, 2013	118	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics
		118	Modification of table and note in 2.6.3 POR circuit characteristics
		119	Modification of table in 2.6.4 LVD circuit characteristics
		120	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode
		120	Renamed to 2.6.5 Power supply voltage rising slope characteristics
		122	Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes
		123	Modification of caution 1 and description
		124	Modification of table and remark 3 in Absolute Maximum Ratings ($T_A = 25^{\circ}C$)
		126	Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics
		126	Modification of table in 3.2.2 On-chip oscillator characteristics
		127	Modification of note 3 in 3.3.1 Pin characteristics (1/5)
		128	Modification of note 3 in 3.3.1 Pin characteristics (2/5)
		133	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2)
		135	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products (2/2)
		137	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products (1/2)
		139	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2)
		140	Modification of (3) Peripheral Functions (Common to all products)
		142	Modification of table in 3.4 AC Characteristics
		143	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		143	Modification of figure of AC Timing Test Points
		143	Modification of figure of External System Clock Timing
		145	Modification of figure of AC Timing Test Points
		145	Modification of description, note 1, and caution in (1) During communication at same potential (UART mode)
		146	Modification of description in (2) During communication at same potential (CSI mode)
		147	Modification of description in (3) During communication at same potential (CSI mode)
		149	Modification of table, note 1, and caution in (4) During communication at same potential (simplified I ² C mode)
		151	Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)
		152 to 154	Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)
		155	Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)
		156	Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)
		157, 158	Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)
		160, 161	Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)