



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ffdfp-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	-)												
Flash	Data	RAM		RL78/G13									
ROM	flash		20 pins	24 pins	25 pins	30 pins	32 pins	36 pins					
128	8 KB	12	-	-	-	R5F100AG	R5F100BG	R5F100CG					
KB	-	KB	_	-	_	R5F101AG	R5F101BG	R5F101CG					
96 KB	8 KB	8 KB	-	_	_	R5F100AF	R5F100BF	R5F100CF					
ND	-		-	-	-	R5F101AF	R5F101BF	R5F101CF					
64	4 KB	4 KB	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE					
KB	-	Note R5F1016E		R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE					
48	4 KB	3 KB	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD					
ĸВ	-		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD					
32	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC					
KB	-		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC					
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA					
ΝD	_		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA					

O ROM, RAM capacities

Flash	Data	RAM		RL78/G13									
ROM	flash		40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins			
512	8 KB	32 KB	-	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL			
КВ	-	Note	-	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL			
384	8 KB	24 KB	-	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK			
KB	-		_	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK			
256	256 8 KB 20		_	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ			
КВ	_	Note	_	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ			
192	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH			
KB	3 _		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH			
128	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	-			
KB	-		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	_			
96	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	_			
KB	_		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	-			
64	4 KB	4 KB	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	-	_	_			
КВ	_	Note	R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	-	_	_			
48	4 KB	3 KB ^{Note}	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	-	_	_			
KB	_		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	-	-	-			
32	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	-	-	-			
КВ	_		R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	-	_	_			
16	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	_	_	-	-	-			
KB	_		R5F101EA	R5F101FA	R5F101GA	-	-	-	-	-			

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address FAF00H Start address F7F00H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).



Table 1-1. List of Ordering Part Numbers

				(9/12)
Pin count	Package	Data flash	Fields of	Ordering Part Number
			Application	
			Note	
64 nins	64-nin plastic	Mounted	А	R5F100LCAFB#V0, R5F100LDAFB#V0, R5F100LEAFB#V0,
o i pino	$I = OEP (10 \times 10)$	mountou		R5F100LFAFB#V0, R5F100LGAFB#V0, R5F100LHAFB#V0,
				R5F100LJAFB#V0, R5F100LKAFB#V0, R5F100LLAFB#V0
	mm, 0.5 mm pitch)			R5F100LCAFB#X0, R5F100LDAFB#X0, R5F100LEAFB#X0,
				R5F100LFAFB#X0, R5F100LGAFB#X0, R5F100LHAFB#X0,
				R5F100LJAFB#X0, R5F100LKAFB#X0, R5F100LLAFB#X0
			D	R5F100LCDFB#V0, R5F100LDDFB#V0, R5F100LEDFB#V0,
				R5F100LFDFB#V0, R5F100LGDFB#V0, R5F100LHDFB#V0,
				R5F100LJDFB#V0, R5F100LKDFB#V0, R5F100LLDFB#V0
				R5F100LCDFB#X0, R5F100LDDFB#X0, R5F100LEDFB#X0,
				R5F100LFDFB#X0, R5F100LGDFB#X0, R5F100LHDFB#X0,
				R5F100LJDFB#X0, R5F100LKDFB#X0, R5F100LLDFB#X0
			G	R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0,
				R5F100LFGFB#V0
				R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0,
				R5F100LFGFB#X0
				R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0
				R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0
		Not	А	R5F101LCAFB#V0, R5F101LDAFB#V0, R5F101LEAFB#V0,
		mounted		R5F101LFAFB#V0, R5F101LGAFB#V0, R5F101LHAFB#V0,
				R3F101LJAFB#V0, R3F101LRAFB#V0, R3F101LLAFB#V0
				R5E101LEAFB#X0, R5E101LGAEB#X0, R5E101LHAEB#X0,
				R5E1011 JAER#X0, R5E1011 KAER#X0, R5E1011 JAER#X0,
			D	R5F101 CDEB#V0 R5F1011 DDEB#V0 R5F1011 EDEB#V0
			_	R5E1011 EDEB#V0 R5E1011 GDEB#V0 R5E1011 HDEB#V0
				R5F101LJDFB#V0. R5F101LKDFB#V0. R5F101LLDFB#V0
				R5F101LCDFB#X0, R5F101LDDFB#X0, R5F101LEDFB#X0,
				R5F101LFDFB#X0, R5F101LGDFB#X0, R5F101LHDFB#X0,
				R5F101LJDFB#X0, R5F101LKDFB#X0, R5F101LLDFB#X0
	64-pin plastic	Mounted	А	R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0,
	VEBGA	meanea		R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0,
				R5F100LJABG#U0
	(4 × 4 mm, 0.4 mm			R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0,
	pitch)			R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0,
				R5F100LJABG#W0
			G	R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0,
				R5F100LFGBG#U0, R5F100LGGBG#U0, R5F100LHGBG#U0,
				R5F100LJGBG#U0
				K5F100LCGBG#W0, K5F100LDGBG#W0, R5F100LEGBG#W0,
				KOF 100LFGBG#W0, KOF 100LGGBG#W0, KOF 100LHGBG#W0,
			Δ	
		Not		
		mounted		R5F101L JARG#U0, K3F101LGADG#00, K3F101LHABG#00,
				R5E1011 CABG#W0 R5E1011 DABG#W0 R5E1011 FABG#W0
				R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0
				R5F101LJABG#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3.9 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)





Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) ^{Note}	Ceramic resonator/	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	MHz
		$1.8~V \leq V_{\text{DD}} < 2.4~V$	1.0		8.0	MHz
		$1.6~V \leq V_{\text{DD}} < 1.8~V$	1.0		4.0	MHz
XT1 clock oscillation frequency (fx) ^{Note}	Crystal resonator		32	32.768	35	kHz

- **Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to **5.4 System Clock Oscillator**.

2.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator		–20 to +85 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.0		+5.0	%
		–40 to –20 °C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 V \le V_{\text{DD}} \le 5.5 V@1 \text{ MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C



Parameter	Symbol	Conditions	HS (hig main)	h-speed Mode	LS (low main)	v-speed Mode	LV (low main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 5 k\Omega \end{array}$		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		1.6 V ≤ EV _{DD0} < 1.8 V, C₀ = 100 pF, R₀ = 5 kΩ		_		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$			1850		1850		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	_		1850		1850		ns

(5) During communication at same potential (simplified I²C mode) (1/2)

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

Parameter	Symbol	Conditions	HS (higl main)	h-speed Mode	LS (low main)	-speed Mode	LV (low main)	LV (low-voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsikı	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} \end{array} \label{eq:VD0}$	81		479		479		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	177		479		479		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							
		$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$	479		479		479		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
SIp hold time (from SCKp↑) ^{№ote 1}	tksi1	$\label{eq:linear_states} \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$ \begin{aligned} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \end{aligned} $	19		19		19		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Delay time from SCKp↓ to	tkso1	$\label{eq:linear_states} \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$		100		100		100	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$		195		195		195	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V \leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{array}$		483		483		483	ns
		C_b = 30 pF, R_b = 5.5 k Ω							

1	$(T_A = -40 \text{ to } +85^{\circ}\text{C} + 1.8 \text{ V} \le \text{EV}_{DD} = \text{EV}_{D1} \le \text{V}_{D2} \le 5.5$	5 V	$V_{SS} = FV_{SS0} = FV_{SS1} = 0 V$
١.	$(1A = -40 10 + 05 0, 1.0 4 \le 24000 = 24001 \le 400 \le 5.5$, v ;	$, v_{33} - \Box v_{330} - \Box v_{331} - O v_{j}$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with $EV_{DD0} \ge V_b$.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

2.5.2 Serial interface IICA

(1) I^2C standard mode

$(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol	C	Conditions		h-speed Mode	LS (low main)	/-speed Mode	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Standard	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
		mode:	$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	-		0	100	0	100	kHz
Setup time of restart	tsu:sta	$2.7 \text{ V} \leq EV_{DD0}$	≤ 5.5 V	4.7		4.7		4.7		μs
condition		$1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs
		$1.7 \text{ V} \leq EV_{\text{DD0}}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$1.6 V \le EV_{DD0} \le$	≤ 5.5 V	-	_	4.7		4.7		μs
Hold time ^{Note 1}	thd:sta	$2.7 \text{ V} \leq EV_{DD0}$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			4.0		4.0		μs
		$1.8 \text{ V} \leq EV_{DD0}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	$.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$					4.0		μs
Hold time when SCLA0 =	tLOW	$2.7 \text{ V} \leq EV_{DD0}$	≤ 5.5 V	4.7		4.7		4.7		μs
"L"		$1.8 \text{ V} \leq EV_{DD0}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$1.7 V \le EV_{DD0} \le 5.5 V$ $1.6 V \le EV_{DD0} \le 5.5 V$		4.7		4.7		4.7		μs
				-	_	4.7		4.7		μs
Hold time when SCLA0 =	tніgн	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		4.0		4.0		4.0		μs
"H"		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$		4.0		4.0		4.0		μs
		$1.7 V \le EV_{DD0}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	-	_	4.0		4.0		μs
Data setup time	tsu:dat	$2.7 \text{ V} \leq EV_{DD0}$	≤ 5.5 V	250		250		250		ns
(reception)		$1.8 V \le EV_{DD0}$	≤ 5.5 V	250		250		250		ns
		$1.7 V \leq EV_{DD0}$	≤ 5.5 V	250		250		250		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	-	_	250		250		ns
Data hold time	thd:dat	$2.7 \text{ V} \leq EV_{DD0}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
(transmission) ^{Note 2}		$1.8 V \le EV_{DD0}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		$1.7 V \le EV_{DD0}$	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	_	_	0	3.45	0	3.45	μs
Setup time of stop	tsu:sto	$2.7 V \leq EV_{DD0}$	≤ 5.5 V	4.0		4.0		4.0		μs
condition		$1.8 V \le EV_{DD0}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$1.7 V \leq EV_{DD0}$	≤ 5.5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	-	_	4.0		4.0		μs
Bus-free time	t BUF	$2.7 V \leq EV_{DD0}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$1.8 V \leq EV_{DD0}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$1.7 V \leq EV_{DD0}$	≤ 5.5 V	4.7		4.7		4.7		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	-	_	4.7		4.7		μs

(Notes, Caution and Remark are listed on the next page.)



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2,	$V_{POC1}, V_{POC0} = 0, 0, 0$, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC2,	$V_{POC1}, V_{POC0} = 0, 0, 1$	DC1, VPOC0 = 0, 0, 1, falling reset voltage			1.87	V
	VLVDB1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	Vpoc2,	$V_{POC1}, V_{POC0} = 0, 1, 0$, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	Vpoc2,	$V_{POC1}, V_{POC0} = 0, 1, 1$, falling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
VLVDD2		/DD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	V LVDD3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V



Items	Symbol	Conditions			TYP.	MAX.	Unit
Input voltage, high	ViH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD0}		EVDDO	V
	VIH2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	2.2		EVDD0	V
			TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EVDD0	V
			TTL input buffer $2.4 \text{ V} \leq EV_{\text{DD0}} < 3.3 \text{ V}$	1.5		EVDD0	V
	VIH3	P20 to P27, P150 to P156	0.7V _{DD}		VDD	٧	
	VIH4	P60 to P63	0.7EVDD0		6.0	V	
	VIH5 P121 to P124, P137, EXCLK, EXCLKS, RESET		(S, RESET	0.8Vdd		VDD	V
Input voltage, Iow	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD0}	V
	VIL2	VIL2 P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V \leq EV _{DD0} \leq 5.5 V	0		0.8	V
	P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V	
			TTL input buffer 2.4 V \leq EV _{DD0} $<$ 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156	0		0.3VDD	V	
	VIL4	P60 to P63	0		0.3EVDD0	V	
	VIL5	P121 to P124, P137, EXCLK, EXCLK	0		0.2VDD	V	

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (3/5)

- Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or Vss, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V
$$\leq$$
 V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



- Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is in operation.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- **9.** Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



3.4 AC Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum	Тсү	Main system clock (fmain) operation	HS (high-speed main) mode	ed 2	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	0.03125		1	μS
instruction execution time)				:	$2.4 V \le V_{DD} < 2.7 V$	0.0625		1	μS
		$\begin{array}{llllllllllllllllllllllllllllllllllll$		28.5	30.5	31.3	μS		
		In the self	HS (high-speed	ed 2	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.03125		1	μS
		programming mode	main) mode	1	$2.4 V \le V_{DD} < 2.7 V$	0.0625		1	μS
External system clock frequency	fex	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		1.0		20.0	MHz		
		$2.4~V \leq V_{\text{DD}} < 2.7~V$		1.0		16.0	MHz		
	fexs				32		35	kHz	
External system clock input high-	texh, texl	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		24			ns		
level width, low-level width		$2.4~V \leq V_{\text{DD}} < 2.7~V$		30			ns		
	texhs, texls					13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟			1/fмск+10			ns ^{Note}		
TO00 to TO07, TO10 to TO17	fто	HS (high-speed		V≤	$EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
output frequency		main) mode	2.7	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$				8	MHz
			2.4	$2.4~V \leq EV_{\text{DD0}} < 2.7~V$				4	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-speed	eed 4.0	V≤	$EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	e 2.7 V 🔄		$EV_{DD0} < 4.0 V$			8	MHz
			2.4	V≤	EV _{DD0} < 2.7 V			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4	V≤	$V_{\text{DD}} \leq 5.5 ~\text{V}$	1			μS
low-level width	t INTL	INTP1 to INT	P11 2.4	V≤	$EV_{\text{DD0}} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	t ĸĸ	KR0 to KR7 $2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		250			ns		
RESET low-level width	trsl					10			μS

Note The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $2.4V \le EV_{DD0} < 2.7 \text{ V}$: MIN. 125 ns

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))



Minimum Instruction Execution Time during Main System Clock Operation





AC Timing Test Points



External System Clock Timing





Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SIp setup time	tsik1	$4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \ 2.7 \ V \leq V_{\text{b}} \leq 4.0 \ V,$	162		ns
(to SCKp↑) ^{Note}		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	354		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V,$	958		ns
		C_b = 30 pF, R_b = 5.5 k Ω			
Slp hold time	tksi1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$	38		ns
(from SCKp↑) ^{№te}		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$	38		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4~V \leq EV_{\text{DD0}} < 3.3~V,~1.6~V \leq V_{\text{b}} \leq 2.0~V,$	38		ns
		C_b = 30 pF, R_b = 2.7 k Ω			
Delay time from SCKp↓ to	о tкso1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,~2.7~V \leq V_{\text{b}} \leq 4.0~V,$		200	ns
SOp output ^{№te}		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$			
		$2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V,$		390	ns
		C_b = 30 pF, R_b = 2.7 k Ω			
		$2.4 \ V \le E V_{\text{DD0}} < 3.3 \ V, \ 1.6 \ V \le V_{\text{b}} \le 2.0 \ V,$		966	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 k\Omega$			

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA, R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA

R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA, R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA

R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA

R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA

R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA, R5F100GJGNA, R5F100GJGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-6	0.13











Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	6.95	7.00	7.05		
E	6.95	7.00	7.05		
A			0.80		
A ₁	0.00				
b	0.18	0.25	0.30		
е		0.50			
Lp	0.30	0.40	0.50		
х			0.05		
у			0.05		
ZD		0.75			
Z _E		0.75			
C2	0.15	0.20	0.25		
D ₂		5.50			
E ₂		5.50			

©2013 Renesas Electronics Corporation. All rights reserved.



4.11 64-pin Products

R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA, R5F100LGAFA, R5F100LHAFA, R5F100LJAFA, R5F100LLAFA

R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA, R5F101LGAFA, R5F101LHAFA, R5F101LJAFA, R5F101LLAFA

R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LFDFA, R5F100LGDFA, R5F100LHDFA, R5F100LJDFA, R5F100LLDFA

R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LFDFA, R5F101LGDFA, R5F101LHDFA, R5F101LJDFA, R5F101LLDFA

R5F100LCGFA, R5F100LDGFA, R5F100LEGFA, R5F100LFGFA, R5F100LGGFA, R5F100LHGFA, R5F100LJGFA



Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



		Description			
Rev.	Date	Page	Summary		
3.00	Aug 02, 2013	118	Modification of table in 2.6.2 Temperature sensor/internal reference voltage characteristics		
		118	Modification of table and note in 2.6.3 POR circuit characteristics		
		119	Modification of table in 2.6.4 LVD circuit characteristics		
		120	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode		
		120	Renamed to 2.6.5 Power supply voltage rising slope characteristics		
		122	Modification of table, figure, and remark in 2.10 Timing Specs for Switching Flash Memory Programming Modes		
		123	Modification of caution 1 and description		
		124	Modification of table and remark 3 in Absolute Maximum Ratings (T _A = 25°C)		
		126	Modification of table, note, caution, and remark in 3.2.1 X1, XT1 oscillator characteristics		
		126	Modification of table in 3.2.2 On-chip oscillator characteristics		
		127	Modification of note 3 in 3.3.1 Pin characteristics (1/5)		
		128	Modification of note 3 in 3.3.1 Pin characteristics (2/5)		
		133	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (1/2)		
		135	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products (2/2)		
		137	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products (1/2)		
		139	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (2/2)		
		140	Modification of (3) Peripheral Functions (Common to all products)		
		142	Modification of table in 3.4 AC Characteristics		
		143	Addition of Minimum Instruction Execution Time during Main System Clock Operation		
		143	Modification of figure of AC Timing Test Points		
		143	Modification of figure of External System Clock Timing		
		145	Modification of figure of AC Timing Test Points		
		145	Modification of description, note 1, and caution in (1) During communication at same potential (UART mode)		
		146	Modification of description in (2) During communication at same potential (CSI mode)		
		147	Modification of description in (3) During communication at same potential (CSI mode)		
		149	Modification of table, note 1, and caution in (4) During communication at same potential (simplified I ² C mode)		
		151	Modification of table, note 1, and caution in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)		
		152 to 154	Modification of table, notes 2 to 6, caution, and remarks 1 to 4 in (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)		
		155	Modification of table in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3)		
		156	Modification of table and caution in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3)		
		157, 158	Modification of table, caution, and remarks 3 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3)		
		160, 161	Modification of table and caution in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode)		

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.