

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ffgfp-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100ffgfp-v0</a>

**Table 1-1. List of Ordering Part Numbers**

(5/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	Mounted	A D G	R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, R5F100GLAFB#V0 R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, R5F100GLAFB#X0 R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, R5F100GLDFB#V0 R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, R5F100GLDFB#X0 R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, R5F100GHGFB#V0, R5F100GJGFB#V0 R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, R5F100GHGFB#X0, R5F100GJGFB#X0
		Not mounted	A D	R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, R5F101GLAFB#V0 R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, R5F101GLAFB#X0 R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, R5F101GLDFB#V0 R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, R5F101GLDFB#X0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(9/12)


Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
64 pins	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)	Mounted	A	R5F100LCAB#V0, R5F100LDAB#V0, R5F100LEAB#V0, R5F100LFAB#V0, R5F100LGAB#V0, R5F100LHAB#V0, R5F100LJAB#V0, R5F100LKAB#V0, R5F100LLAB#V0 R5F100LCAB#X0, R5F100LDAB#X0, R5F100LEAB#X0, R5F100LFAB#X0, R5F100LGAB#X0, R5F100LHAB#X0, R5F100LJAB#X0, R5F100LKAB#X0, R5F100LLAB#X0 R5F100LCD#V0, R5F100LDD#V0, R5F100LED#V0, R5F100LFDF#V0, R5F100LGDF#V0, R5F100LHD#V0, R5F100LJD#V0, R5F100LKDF#V0, R5F100LLD#V0 R5F100LCD#X0, R5F100LDD#X0, R5F100LED#X0, R5F100LFDF#X0, R5F100LGDF#X0, R5F100LHD#X0, R5F100LJD#X0, R5F100LKDF#X0, R5F100LLD#X0 R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0, R5F100LFGFB#V0 R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0, R5F100LFGFB#X0 R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0 R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0
			D	
			G	
			A	R5F101LCAB#V0, R5F101LDAB#V0, R5F101LEAB#V0, R5F101LFAB#V0, R5F101LGAB#V0, R5F101LHAB#V0, R5F101LJAB#V0, R5F101LKAB#V0, R5F101LLAB#V0 R5F101LCAB#X0, R5F101LDAB#X0, R5F101LEAB#X0, R5F101LFAB#X0, R5F101LGAB#X0, R5F101LHAB#X0, R5F101LJAB#X0, R5F101LKAB#X0, R5F101LLAB#X0 R5F101LCD#V0, R5F101LDD#V0, R5F101LED#V0, R5F101LFDF#V0, R5F101LGDF#V0, R5F101LHD#V0, R5F101LJD#V0, R5F101LKDF#V0, R5F101LLD#V0 R5F101LCD#X0, R5F101LDD#X0, R5F101LED#X0, R5F101LFDF#X0, R5F101LGDF#X0, R5F101LHD#X0, R5F101LJD#X0, R5F101LKDF#X0, R5F101LLD#X0
			D	
	64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)	Mounted	A	R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0, R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0, R5F100LJABG#U0 R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0, R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0, R5F100LJABG#W0 R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0, R5F100LFGBG#U0, R5F100LGBBG#U0, R5F100LHGBG#U0, R5F100LJGBG#U0 R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0, R5F100LFGBG#W0, R5F100LGBBG#W0, R5F100LHGBG#W0, R5F100LJGBG#W0
			G	
			A	R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0, R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0, R5F101LJABG#U0 R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0, R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0, R5F101LJABG#W0
			Not mounted	

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)




2. Make V<sub>dd</sub> pin the potential that is higher than EV<sub>dd0</sub>, EV<sub>dd1</sub> pins (EV<sub>dd0</sub> = EV<sub>dd1</sub>).
3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>dd</sub>, EV<sub>dd0</sub> and EV<sub>dd1</sub> pins and connect the V<sub>ss</sub>, EV<sub>ss0</sub> and EV<sub>ss1</sub> pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.5 Block Diagram

### 1.5.1 20-pin products



## 2.1 Absolute Maximum Ratings

### Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ ) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	$V_{DD}$		-0.5 to +6.5	V
	$EV_{DD0}, EV_{DD1}$	$EV_{DD0} = EV_{DD1}$	-0.5 to +6.5	V
	$EV_{SS0}, EV_{SS1}$	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	$V_{IREGC}$	REGC	-0.3 to +2.8 and -0.3 to $V_{DD} + 0.3^{\text{Note 1}}$	V
Input voltage	$V_{I1}$	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3^{\text{Note 2}}$	V
	$V_{I2}$	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	$V_{I3}$	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to $V_{DD} + 0.3^{\text{Note 2}}$	V
Output voltage	$V_{O1}$	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3^{\text{Note 2}}$	V
	$V_{O2}$	P20 to P27, P150 to P156	-0.3 to $V_{DD} + 0.3^{\text{Note 2}}$	V
Analog input voltage	$V_{AI1}$	ANI16 to ANI26	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $AV_{REF}(+) + 0.3^{\text{Notes 2, 3}}$	V
	$V_{AI2}$	ANIO to ANI14	-0.3 to $V_{DD} + 0.3$ and -0.3 to $AV_{REF}(+) + 0.3^{\text{Notes 2, 3}}$	V

- Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu\text{F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- 2.** Must be 6.5 V or lower.
  - 3.** Do not exceed  $AV_{REF}(+) + 0.3$  V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- 2.**  $AV_{REF}(+)$  : + side reference voltage of the A/D converter.
  - 3.**  $V_{SS}$  : Reference voltage

## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{ss} = EV_{ss0} = EV_{ss1} = 0 \text{ V}$ ) (2/2)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current <small>Note 1</small>	$I_{DD2}^{Note 2}$	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	$f_{IH} = 32 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.62	1.89 mA
				$V_{DD} = 3.0 \text{ V}$			0.62	1.89 mA
			$f_{IH} = 24 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.50	1.48	mA
				$V_{DD} = 3.0 \text{ V}$		0.50	1.48	mA
			$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 \text{ V}$		0.44	1.12	mA
				$V_{DD} = 3.0 \text{ V}$		0.44	1.12	mA
		LS (low-speed main) mode <sup>Note 7</sup>	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$		290	620	$\mu\text{A}$
				$V_{DD} = 2.0 \text{ V}$		290	620	$\mu\text{A}$
		LV (low-voltage main) mode <small>Note 7</small>	$f_{IH} = 4 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 \text{ V}$		460	700	$\mu\text{A}$
				$V_{DD} = 2.0 \text{ V}$		460	700	$\mu\text{A}$
		HS (high-speed main) mode <sup>Note 7</sup>	$f_{MX} = 20 \text{ MHz}^{Note 3}$ , $V_{DD} = 5.0 \text{ V}$	Square wave input		0.31	1.14	mA
				Resonator connection		0.48	1.34	mA
			$f_{MX} = 20 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input		0.31	1.14	mA
				Resonator connection		0.48	1.34	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3}$ , $V_{DD} = 5.0 \text{ V}$	Square wave input		0.21	0.68	mA
				Resonator connection		0.28	0.76	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input		0.21	0.68	mA
				Resonator connection		0.28	0.76	mA
		LS (low-speed main) mode <sup>Note 7</sup>	$f_{MX} = 8 \text{ MHz}^{Note 3}$ , $V_{DD} = 3.0 \text{ V}$	Square wave input		110	390	$\mu\text{A}$
				Resonator connection		160	450	$\mu\text{A}$
			$f_{MX} = 8 \text{ MHz}^{Note 3}$ , $V_{DD} = 2.0 \text{ V}$	Square wave input		110	390	$\mu\text{A}$
				Resonator connection		160	450	$\mu\text{A}$
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$	Square wave input		0.31	0.66	$\mu\text{A}$
				Resonator connection		0.50	0.85	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$	Square wave input		0.38	0.66	$\mu\text{A}$
				Resonator connection		0.57	0.85	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$	Square wave input		0.47	3.49	$\mu\text{A}$
				Resonator connection		0.66	3.68	$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$	Square wave input		0.80	6.10	$\mu\text{A}$
				Resonator connection		0.99	6.29	$\mu\text{A}$
		$I_{DD3}^{Note 6}$	STOP mode <sup>Note 8</sup>	$f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$	Square wave input	1.52	10.46	$\mu\text{A}$
					Resonator connection	1.71	10.65	$\mu\text{A}$
				$T_A = -40^\circ\text{C}$		0.19	0.54	$\mu\text{A}$
				$T_A = +25^\circ\text{C}$		0.26	0.54	$\mu\text{A}$
				$T_A = +50^\circ\text{C}$		0.35	3.37	$\mu\text{A}$
				$T_A = +70^\circ\text{C}$		0.68	5.98	$\mu\text{A}$
				$T_A = +85^\circ\text{C}$		1.40	10.34	$\mu\text{A}$

(Notes and Remarks are listed on the next page.)

## (4) Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I <sub>FIL</sub> <sup>Note 1</sup>				0.20		μA
RTC operating current	I <sub>RTC</sub> Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	I <sub>IT</sub> <sup>Notes 1, 2, 4</sup>				0.02		μA
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2, 5	f <sub>IL</sub> = 15 kHz			0.22		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Notes 1, 6</sup>	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	I <sub>ADREF</sub> <sup>Note 1</sup>				75.0		μA
Temperature sensor operating current	I <sub>TMPS</sub> <sup>Note 1</sup>				75.0		μA
LVD operating current	I <sub>LVI</sub> <sup>Notes 1, 7</sup>				0.08		μA
Self-programming operating current	I <sub>FSPI</sub> <sup>Notes 1, 9</sup>				2.50	12.20	mA
BGO operating current	I <sub>BGO</sub> <sup>Notes 1, 8</sup>				2.50	12.20	mA
SNOOZE operating current	I <sub>SNOZ</sub> <sup>Note 1</sup>	ADC operation	The mode is performed <sup>Note 10</sup>		0.50	0.60	mA
			The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	1.44	mA
		CSI/UART operation			0.70	0.84	mA

**Notes** 1. Current flowing to V<sub>DD</sub>.

2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>RTC</sub>, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added. I<sub>DD2</sub> subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>IT</sub>, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer is in operation.

**Note** The following conditions are required for low voltage interface when  $\text{EV}_{\text{DD}0} < \text{V}_{\text{DD}}$

$1.8 \text{ V} \leq \text{EV}_{\text{DD}0} < 2.7 \text{ V}$  : MIN. 125 ns


$1.6 \text{ V} \leq \text{EV}_{\text{DD}0} < 1.8 \text{ V}$  : MIN. 250 ns

**Remark**  $f_{\text{MCK}}$ : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

#### Minimum Instruction Execution Time during Main System Clock Operation



## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate	Reception	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{\text{Note 4}}$	f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		bps
				f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		Mbps
				f <sub>MCK</sub> /6 Notes 1 to 3		f <sub>MCK</sub> /6 Notes 1, 2		f <sub>MCK</sub> /6 Notes 1, 2		bps

**Notes** 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.
3. The following conditions are required for low voltage interface when EV<sub>DD0</sub> < V<sub>DD</sub>.
  - 2.4 V ≤ EV<sub>DD0</sub> < 2.7 V : MAX. 2.6 Mbps
  - 1.8 V ≤ EV<sub>DD0</sub> < 2.4 V : MAX. 1.3 Mbps
4. The maximum operating frequencies of the CPU/peripheral hardware clock (f<sub>CLK</sub>) are:
 

HS (high-speed main) mode:	32 MHz (2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V)
	16 MHz (2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V)

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remarks** 1. V<sub>b</sub>[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)  
(1/3)**



**( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t <sub>KCY1</sub>	t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	300		1150		1150		ns
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	500		1150		1150		ns
			1.8 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	1150		1150		1150		ns
SCKp high-level width	t <sub>Kh1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	t <sub>KCY1</sub> /2 – 75		t <sub>KCY1</sub> /2 – 75		t <sub>KCY1</sub> /2 – 75			ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	t <sub>KCY1</sub> /2 – 170		t <sub>KCY1</sub> /2 – 170		t <sub>KCY1</sub> /2 – 170			ns
		1.8 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	t <sub>KCY1</sub> /2 – 458		t <sub>KCY1</sub> /2 – 458		t <sub>KCY1</sub> /2 – 458			ns
SCKp low-level width	t <sub>KL1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	t <sub>KCY1</sub> /2 – 12		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50			ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	t <sub>KCY1</sub> /2 – 18		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50			ns
		1.8 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50		t <sub>KCY1</sub> /2 – 50			ns

**Note** Use it with  $EV_{DD0} \geq V_b$ .

**Caution** Select the TTL input buffer for the S<sub>Op</sub> pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the S<sub>Op</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

**Remarks**

1.  $R_b[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage
2. r: IIC number ( $r = 00, 01, 10, 20, 30, 31$ ), g: PIM, POM number ( $g = 0, 1, 4, 5, 8, 14$ )
3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ )

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage		
	Reference voltage (+) = $\text{AV}_{\text{REFP}}$	Reference voltage (+) = $\text{V}_{\text{DD}}$	Reference voltage (+) = $\text{V}_{\text{BGR}}$
Reference voltage (-) = $\text{AV}_{\text{REFM}}$	Reference voltage (-) = $\text{V}_{\text{SS}}$	Reference voltage (-) = $\text{AV}_{\text{REFM}}$	Reference voltage (-) = $\text{AV}_{\text{REFM}}$
ANI0 to ANI14	Refer to 2.6.1 (1).	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).
ANI16 to ANI26	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1).		—

(1) When reference voltage (+) =  $\text{AV}_{\text{REFP}}$ /ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) =  $\text{AV}_{\text{REFM}}$ /ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ ,  $\text{V}_{\text{SS}} = 0 \text{ V}$ , Reference voltage (+) =  $\text{AV}_{\text{REFP}}$ , Reference voltage (-) =  $\text{AV}_{\text{REFM}} = 0 \text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ <sup>Note 3</sup>	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	$\pm 3.5$	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ <sup>Note 4</sup>		1.2	$\pm 7.0$	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution Target pin: ANI2 to ANI14	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	$\mu\text{s}$
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	$\mu\text{s}$
			1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	$\mu\text{s}$
			1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	$\mu\text{s}$
	t <sub>CONV</sub>	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.375		39	$\mu\text{s}$
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.5625		39	$\mu\text{s}$
			2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ <sup>Note 3</sup>	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 0.25$	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ <sup>Note 4</sup>			$\pm 0.50$	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ <sup>Note 3</sup>	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 0.25$	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ <sup>Note 4</sup>			$\pm 0.50$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ <sup>Note 3</sup>	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 2.5$	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ <sup>Note 4</sup>			$\pm 5.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ <sup>Note 3</sup>	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			$\pm 1.5$	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ <sup>Note 4</sup>			$\pm 2.0$	LSB
Analog input voltage	V <sub>AIN</sub>	ANI2 to ANI14		0		$\text{AV}_{\text{REFP}}$	V
		Internal reference voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ , HS (high-speed main) mode)			$\text{V}_{\text{BGR}}$ <sup>Note 5</sup>		V
		Temperature sensor output voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ , HS (high-speed main) mode)			$\text{V}_{\text{TMPS25}}$ <sup>Note 5</sup>		V

(Notes are listed on the next page.)

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When  $AV_{REFP} < V_{DD}$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when  $AV_{REFP} = V_{DD}$ .

Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when  $AV_{REFP} = V_{DD}$ .

4. Values when the conversion time is set to 57  $\mu\text{s}$  (min.) and 95  $\mu\text{s}$  (max.).

5. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

- (4) When reference voltage (+) = Internal reference voltage ( $\text{ADREFP1} = 1$ ,  $\text{ADREFP0} = 0$ ), reference voltage (-) =  $\text{AV}_{\text{REFM}}/\text{ANI1}$  ( $\text{ADREFM} = 1$ ), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ ,  $1.6 \text{ V} \leq EV_{\text{DD0}} = EV_{\text{DD1}} \leq V_{\text{DD}}$ ,  $V_{\text{SS}} = EV_{\text{SS0}} = EV_{\text{SS1}} = 0 \text{ V}$ , Reference voltage (+) =  $\text{VBGR}^{\text{Note 3}}$ , Reference voltage (-) =  $\text{AV}_{\text{REFM}} = 0 \text{ V}^{\text{Note 4}}$ , HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		bit	
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	17		39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	8-bit resolution	$2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$			$\pm 0.60$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	$2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$			$\pm 2.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution	$2.4 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$			$\pm 1.0$	LSB
Analog input voltage	V <sub>Ain</sub>			0		$\text{VBGR}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) =  $V_{\text{SS}}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) =  $\text{AV}_{\text{REFM}}$ .

Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (-) =  $\text{AV}_{\text{REFM}}$ .

Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (-) =  $\text{AV}_{\text{REFM}}$ .

**(3) Peripheral Functions (Common to all products)**(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I <sub>FIL</sub> Note 1				0.20		µA
RTC operating current	I <sub>RTC</sub> Notes 1, 2, 3				0.02		µA
12-bit interval timer operating current	I <sub>IT</sub> Notes 1, 2, 4				0.02		µA
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2, 5	f <sub>IL</sub> = 15 kHz			0.22		µA
A/D converter operating current	I <sub>ADC</sub> Notes 1, 6	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	I <sub>ADREF</sub> Note 1				75.0		µA
Temperature sensor operating current	I <sub>TMPS</sub> Note 1				75.0		µA
LVD operating current	I <sub>LVD</sub> Notes 1, 7				0.08		µA
Self programming operating current	I <sub>FSP</sub> Notes 1, 9				2.50	12.20	mA
BGO operating current	I <sub>BGO</sub> Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	I <sub>SNOZ</sub> Note 1	ADC operation	The mode is performed <sup>Note 10</sup>		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	2.04	mA
		CSI/UART operation			0.70	1.54	mA

**Notes** 1. Current flowing to the V<sub>DD</sub>.


2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>RTC</sub>, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added. I<sub>DD2</sub> subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>IT</sub>, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates.

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remarks** 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 00, 01, 02, 10, 12, 13), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)


2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

### 3.6.3 POR circuit characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{ss} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	$V_{POR}$	Power supply rise time	1.45	1.51	1.57	V
	$V_{PDR}$	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	$T_{PW}$		300			$\mu\text{s}$

**Note** Minimum time required for a POR reset when  $V_{DD}$  exceeds below  $V_{PDR}$ . This is also the minimum time required for a POR reset from when  $V_{DD}$  exceeds below 0.7 V to when  $V_{DD}$  exceeds  $V_{POR}$  while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



### 3.6.4 LVD circuit characteristics

#### LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>LVDO</sub>	Power supply rise time	3.90	4.06	4.22	V
		Power supply fall time	3.83	3.98	4.13	V
	V <sub>LVD1</sub>	Power supply rise time	3.60	3.75	3.90	V
		Power supply fall time	3.53	3.67	3.81	V
	V <sub>LVD2</sub>	Power supply rise time	3.01	3.13	3.25	V
		Power supply fall time	2.94	3.06	3.18	V
	V <sub>LVD3</sub>	Power supply rise time	2.90	3.02	3.14	V
		Power supply fall time	2.85	2.96	3.07	V
	V <sub>LVD4</sub>	Power supply rise time	2.81	2.92	3.03	V
		Power supply fall time	2.75	2.86	2.97	V
	V <sub>LVD5</sub>	Power supply rise time	2.70	2.81	2.92	V
		Power supply fall time	2.64	2.75	2.86	V
	V <sub>LVD6</sub>	Power supply rise time	2.61	2.71	2.81	V
		Power supply fall time	2.55	2.65	2.75	V
	V <sub>LVD7</sub>	Power supply rise time	2.51	2.61	2.71	V
		Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width	t <sub>LW</sub>		300			μs
Detection delay time					300	μs

#### LVD Detection Voltage of Interrupt & Reset Mode


(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V <sub>LVDD0</sub>	V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage	2.64	2.75	2.86	V
		LVIS1, LVIS0 = 1, 0 Rising release reset voltage	2.81	2.92	3.03	V
	V <sub>LVDD2</sub>		2.75	2.86	2.97	V
	LVIS1, LVIS0 = 0, 1 Rising release reset voltage	2.90	3.02	3.14	V	
		V <sub>LVDD3</sub>		2.85	2.96	3.07
	LVIS1, LVIS0 = 0, 0 Rising release reset voltage	3.90	4.06	4.22	V	
		3.83	3.98	4.13	V	

## 4.12 80-pin Products

R5F100MFAFA, R5F100MGAFA, R5F100MHAFA, R5F100MJAFA, R5F100MKAFA, R5F100MLAFA  
 R5F101MFAFA, R5F101MGAFA, R5F101MHAFA, R5F101MJAFA, R5F101MKAFA, R5F101MLAFA  
 R5F100MFDFA, R5F100MGDFA, R5F100MHDFA, R5F100MJ DFA, R5F100MK DFA, R5F100ML DFA  
 R5F101MFDFA, R5F101MGDFA, R5F101MHDFA, R5F101MJ DFA, R5F101MK DFA, R5F101ML DFA  
 R5F100MFGFA, R5F100MGGFA, R5F100MHGFA, R5F100MJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



© 2012 Renesas Electronics Corporation. All rights reserved.

Rev.	Date	Description	
		Page	Summary
3.00	Aug 02, 2013	163	Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)
		164, 165	Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (2/2)
		166	Modification of table in 3.5.2 Serial interface IICA
		166	Modification of IICA serial transfer timing
		167	Addition of table in 3.6.1 A/D converter characteristics
		167, 168	Modification of table and notes 3 and 4 in 3.6.1 (1)
		169	Modification of description in 3.6.1 (2)
		170	Modification of description and note 3 in 3.6.1 (3)
		171	Modification of description and notes 3 and 4 in 3.6.1 (4)
		172	Modification of table and note in 3.6.3 POR circuit characteristics
		173	Modification of table of LVD Detection Voltage of Interrupt & Reset Mode
		173	Modification from Supply Voltage Rise Time to 3.6.5 Power supply voltage rising slope characteristics
		174	Modification of 3.9 Dedicated Flash Memory Programmer Communication (UART)
		175	Modification of table, figure, and remark in 3.10 Timing Specs for Switching Flash Memory Programming Modes
3.10	Nov 15, 2013	123	Caution 4 added.
		125	Note for operating ambient temperature in 3.1 Absolute Maximum Ratings deleted.
3.30	Mar 31, 2016		Modification of the position of the index mark in 25-pin plastic WFLGA (3 x 3 mm, 0.50 mm pitch) of 1.3.3 25-pin products
			Modification of power supply voltage in 1.6 Outline of Functions [20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]
			Modification of power supply voltage in 1.6 Outline of Functions [40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]
			Modification of power supply voltage in 1.6 Outline of Functions [80-pin, 100-pin, 128-pin products]
			<del>ACK</del> corrected to ACK
			<del>ACK</del> corrected to ACK

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
--