

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100fgafp-x0

Table 1-1. List of Ordering Part Numbers

(3/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	Mounted	A	R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEAL#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEAL#W0, R5F100CFALA#W0, R5F100CGALA#W0 R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGGLA#U0, R5F100CGGLA#U0 R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGGLA#W0, R5F100CGGLA#W0
			G	R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEAL#U0, R5F101CFALA#U0, R5F101CGALA#U0 R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEAL#W0, R5F101CFALA#W0, R5F101CGALA#W0
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	Mounted	A	R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0 R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0 R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0
			D	R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0
			G	R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0
			Not mounted	R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(7/12)


Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
52 pins	52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)	Mounted	A	R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAF#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, R5F100JJFAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAF#X0, R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, R5F100JJFAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 R5F100JCDSA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 R5F100JCDSA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, R5F100JFGFA#V0, R5F100JGGFA#V0, R5F100JHGFA#V0, R5F100JJGFA#V0 R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, R5F100JFGFA#X0, R5F100JGGFA#X0, R5F100JHGFA#X0, R5F100JJGFA#X0
			D	R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAF#V0, R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, R5F101JJFAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAF#X0, R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, R5F101JJFAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 R5F101JCDSA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 R5F101JCDSA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.9 48-pin products

- 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.


2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.4 30-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item	40-pin		44-pin		48-pin		52-pin		64-pin										
	R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx									
Code flash memory (KB)	16 to 192		16 to 512		16 to 512		32 to 512		32 to 512										
Data flash memory (KB)	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—									
RAM (KB)	2 to 16 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}										
Address space	1 MB																		
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz																		
Low-speed on-chip oscillator	15 kHz (TYP.)																		
General-purpose registers	(8-bit register × 8) × 4 banks																		
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation) 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)																		
Instruction set	<ul style="list-style-type: none"> Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 																		
I/O port	Total	36	40	44	48	58													
	CMOS I/O	28 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	31 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	34 (N-ch O.D. I/O [V_{DD} withstand voltage]: 11)	38 (N-ch O.D. I/O [V_{DD} withstand voltage]: 13)	48 (N-ch O.D. I/O [V_{DD} withstand voltage]: 15)													
	CMOS input	5	5	5	5	5													
	CMOS output	—	—	1	1	1													
	N-ch O.D. I/O (withstand voltage: 6 V)	3	4	4	4	4													
Timer	16-bit timer	8 channels																	
	Watchdog timer	1 channel																	
	Real-time clock (RTC)	1 channel																	
	12-bit interval timer (IT)	1 channel																	
	Timer output	4 channels (PWM outputs: 3 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	5 channels (PWM outputs: 4 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	8 channels (PWM outputs: 7 ^{Note2})															
	RTC output	1 channel • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)																	

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f_X) ^{Note}	Ceramic resonator/ crystal resonator	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	1.0		20.0	MHz
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	1.0		16.0	MHz
		$1.8 \text{ V} \leq V_{DD} < 2.4 \text{ V}$	1.0		8.0	MHz
		$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	1.0		4.0	MHz
XT1 clock oscillation frequency (f_X) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

2.2.2 On-chip oscillator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency	f_{IH}			1		32	MHz
High-speed on-chip oscillator clock frequency accuracy		-20 to $+85^\circ\text{C}$	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-1.0		+1.0	%
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	-5.0		+5.0	%
		-40 to -20°C	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	-1.5		+1.5	%
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	f_{IL}				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

- Notes**
1. Total current flowing into V_{DD} , EV_{DD0} , and EV_{DD1} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , and EV_{DD1} , or V_{SS} , EV_{SS0} , and EV_{SS1} . The values below the MAX. column include the peripheral operation current . However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz
LS (low-speed main) mode:	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz
	LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz
 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see **18.3.3 SNOOZE mode**.

Remarks

- 1. f_{IL} : Low-speed on-chip oscillator clock frequency
- 2. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. f_{CLK} : CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(5) During communication at same potential (simplified I²C mode) (1/2) $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	2.7 V \leq EV _{DD0} \leq 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ		1000 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		1.7 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
		1.6 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	—		250 Note 1		250 Note 1		kHz
Hold time when SCL _r = "L"	t _{LOW}	2.7 V \leq EV _{DD0} \leq 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		1150		1150		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.7 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
		1.6 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	—		1850		1850		ns
Hold time when SCL _r = "H"	t _{HIGH}	2.7 V \leq EV _{DD0} \leq 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		1150		1150		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V \leq EV _{DD0} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.7 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
		1.6 V \leq EV _{DD0} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	—		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)(TA = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	t _{SU:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 135 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 135 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		kHz
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		kHz
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		kHz
		1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ	1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		1/f _{MCK} + 190 ^{Note 3}		kHz
Data hold time (transmission)	t _{HD:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	0	305	0	305	0	305	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	0	305	0	305	0	305	ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	0	355	0	355	0	355	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ	0	405	0	405	0	405	ns

Notes 1. The value must also be equal to or less than f_{MCK}/4.

2. Use it with EV_{DD0} ≥ V_b.
3. Set the f_{MCK} value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

2.5.2 Serial interface IICA

(1) I²C standard mode $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f _{SCL}	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	100	0	100	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	
Hold time ^{Note 1}	t _{HD:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Data setup time (reception)	t _{SU:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	250	—	250	—	ns	
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	3.45	0	3.45	μs	
Setup time of stop condition	t _{SU:STO}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Bus-free time	t _{BUF}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	

(Notes, Caution and Remark are listed on the next page.)

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Input channel	Reference Voltage		
	Reference voltage (+) = AV_{REFP}	Reference voltage (+) = V_{DD}	Reference voltage (+) = V_{BGR}
Reference voltage (-) = AV_{REFM}	Reference voltage (-) = V_{SS}	Reference voltage (-) = AV_{REFM}	Reference voltage (-) = AV_{REFM}
ANI0 to ANI14	Refer to 2.6.1 (1).	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).
ANI16 to ANI26	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to 2.6.1 (1).		—

(1) When reference voltage (+) = AV_{REFP} /ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AV_{REFM} /ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{SS}} = 0 \text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $\text{AV}_{\text{REFM}} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$		1.2	± 3.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}		1.2	± 7.0	LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI2 to ANI14	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.125		39	μs
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	57		95	μs
	t _{CONV}	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2.375		39	μs
			2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.5625		39	μs
			2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.25	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 0.50	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 0.25	%FSR
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 0.50	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 2.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 5.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Note 3}	1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			± 1.5	LSB
			1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 4}			± 2.0	LSB
Analog input voltage	V _{AIN}	ANI2 to ANI14		0		AV_{REFP}	V
		Internal reference voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, HS (high-speed main) mode)			V_{BGR} ^{Note 5}		V
		Temperature sensor output voltage (2.4 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, HS (high-speed main) mode)			V_{TMP525} ^{Note 5}		V

(Notes are listed on the next page.)

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products


 $(T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	I_{DD2} Note 2	HALT mode	HS (high-speed main) mode Note 7	$f_{IH} = 32 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.62	3.40	mA	
					$V_{DD} = 3.0 \text{ V}$		0.62	3.40	mA	
				$f_{IH} = 24 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.50	2.70	mA	
					$V_{DD} = 3.0 \text{ V}$		0.50	2.70	mA	
				$f_{IH} = 16 \text{ MHz}$ Note 4	$V_{DD} = 5.0 \text{ V}$		0.44	1.90	mA	
					$V_{DD} = 3.0 \text{ V}$		0.44	1.90	mA	
		HS (high-speed main) mode Note 7	$f_{MX} = 20 \text{ MHz}$ Note 3, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.31	2.10	mA		
				Resonator connection		0.48	2.20	mA		
			$f_{MX} = 20 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.31	2.10	mA		
				Resonator connection		0.48	2.20	mA		
			$f_{MX} = 10 \text{ MHz}$ Note 3, $V_{DD} = 5.0 \text{ V}$	Square wave input		0.21	1.10	mA		
				Resonator connection		0.28	1.20	mA		
			$f_{MX} = 10 \text{ MHz}$ Note 3, $V_{DD} = 3.0 \text{ V}$	Square wave input		0.21	1.10	mA		
				Resonator connection		0.28	1.20	mA		
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = -40^\circ\text{C}$	Square wave input		0.28	0.61	μA		
				Resonator connection		0.47	0.80	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +25^\circ\text{C}$	Square wave input		0.34	0.61	μA		
				Resonator connection		0.53	0.80	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +50^\circ\text{C}$	Square wave input		0.41	2.30	μA		
				Resonator connection		0.60	2.49	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +70^\circ\text{C}$	Square wave input		0.64	4.03	μA		
				Resonator connection		0.83	4.22	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +85^\circ\text{C}$	Square wave input		1.09	8.04	μA		
				Resonator connection		1.28	8.23	μA		
			$f_{SUB} = 32.768 \text{ kHz}$ Note 5, $T_A = +105^\circ\text{C}$	Square wave input		5.50	41.00	μA		
				Resonator connection		5.50	41.00	μA		
I_{DD3} Note 6	STOP mode Note 8	$T_A = -40^\circ\text{C}$					0.19	0.52	μA	
		$T_A = +25^\circ\text{C}$					0.25	0.52	μA	
		$T_A = +50^\circ\text{C}$					0.32	2.21	μA	
		$T_A = +70^\circ\text{C}$					0.55	3.94	μA	
		$T_A = +85^\circ\text{C}$					1.00	7.95	μA	
		$T_A = +105^\circ\text{C}$					5.00	40.00	μA	


(Notes and Remarks are listed on the next page.)


CSI mode serial transfer timing (during communication at same potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

**Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)**2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

CSI mode connection diagram (during communication at different potential)

- Remarks**
1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number , n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 3. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number ($mn = 00$))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

Remarks


1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

3.6.3 POR circuit characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{ss} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POR}	Power supply rise time	1.45	1.51	1.57	V
	V_{PDR}	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	T_{PW}		300			μs


Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} . This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



4.8 44-pin Products

R5F100FAAfp, R5F100FCAfp, R5F100FDAfp, R5F100FEAfp, R5F100FFAfp, R5F100FGAfp,
 R5F100FHAfp, R5F100FJAfp, R5F100FKAfp, R5F100FLAfp
 R5F101FAAfp, R5F101FCAfp, R5F101FDAfp, R5F101FEAfp, R5F101FFAfp, R5F101FGAfp,
 R5F101FHAfp, R5F101FJAfp, R5F101FKAfp, R5F101FLAfp
 R5F100FADfp, R5F100FCDFP, R5F100FDDfp, R5F100FEDfp, R5F100FFDFP, R5F100FGDFP,
 R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP
 R5F101FADfp, R5F101FCDFP, R5F101FDDfp, R5F101FEDfp, R5F101FFDFP, R5F101FGDFP,
 R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP
 R5F100FAGfp, R5F100FCGfp, R5F100FDGfp, R5F100FEGfp, R5F100FFGfp, R5F100FGGfp,
 R5F100FHGfp, R5F100FJGfp

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



Revision History		RL78/G13 Data Sheet	
Rev.	Date	Description	
		Page	Summary
1.00	Feb 29, 2012	-	First Edition issued
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.
		59, 63, 67	Descriptions of Note 8 in a table corrected.
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.
3.00	Aug 02, 2013	1	Modification of 1.1 Features
		3	Modification of 1.2 List of Part Numbers
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution
		16 to 32	Modification of package type in 1.3.1 to 1.3.14
		33	Modification of description in 1.4 Pin Identification
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions
		55	Modification of description in table of Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics
		57	Modification of table in 2.2.2 On-chip oscillator characteristics
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products
		75	Modification of (4) Peripheral Functions (Common to all products)
		77	Modification of table in 2.4 AC Characteristics
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		80	Modification of figures of AC Timing Test Points and External System Clock Timing