



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gaafb-30

Table 1-1. List of Ordering Part Numbers

(3/12)


Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	Mounted	A	R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEAL#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEAL#W0, R5F100CFALA#W0, R5F100CGALA#W0 R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGGLA#U0, R5F100CGGLA#U0 R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGGLA#W0, R5F100CGGLA#W0
			G	R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEAL#U0, R5F101CFALA#U0, R5F101CGALA#U0 R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEAL#W0, R5F101CFALA#W0, R5F101CGALA#W0
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	Mounted	A	R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0 R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0 R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0
			D	R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0 R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0
		Not mounted	A	R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0 R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0 R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0
			D	R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0 R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0

Note For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)




2. Make V_{dd} pin the potential that is higher than EV_{dd0}, EV_{dd1} pins (EV_{dd0} = EV_{dd1}).
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{dd}, EV_{dd0} and EV_{dd1} pins and connect the V_{ss}, EV_{ss0} and EV_{ss1} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

Item	40-pin		44-pin		48-pin		52-pin		64-pin										
	R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx									
Code flash memory (KB)	16 to 192		16 to 512		16 to 512		32 to 512		32 to 512										
Data flash memory (KB)	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—	4 to 8	—									
RAM (KB)	2 to 16 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}		2 to 32 ^{Note1}										
Address space	1 MB																		
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																	
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz																		
Low-speed on-chip oscillator	15 kHz (TYP.)																		
General-purpose registers	(8-bit register × 8) × 4 banks																		
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation) 0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation) 30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)																		
Instruction set	<ul style="list-style-type: none"> Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 																		
I/O port	Total	36	40	44	48	58													
	CMOS I/O	28 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	31 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)	34 (N-ch O.D. I/O [V_{DD} withstand voltage]: 11)	38 (N-ch O.D. I/O [V_{DD} withstand voltage]: 13)	48 (N-ch O.D. I/O [V_{DD} withstand voltage]: 15)													
	CMOS input	5	5	5	5	5													
	CMOS output	—	—	1	1	1													
	N-ch O.D. I/O (withstand voltage: 6 V)	3	4	4	4	4													
Timer	16-bit timer	8 channels																	
	Watchdog timer	1 channel																	
	Real-time clock (RTC)	1 channel																	
	12-bit interval timer (IT)	1 channel																	
	Timer output	4 channels (PWM outputs: 3 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	5 channels (PWM outputs: 4 ^{Note2}), 8 channels (PWM outputs: 7 ^{Note2, Note3})	8 channels (PWM outputs: 7 ^{Note2})															
	RTC output	1 channel • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)																	

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.
The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I_{LIH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{DD0}$		1	μA		
	I_{LIH2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{DD}$		1	μA		
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{DD}$	In input port or external clock input	1	μA		
						10	μA		
Input leakage current, low	I_{LIL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$		-1	μA		
	I_{LIL2}	P20 to P27, P137, P150 to P156, RESET		$V_I = V_{SS}$		-1	μA		
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)		$V_I = V_{SS}$	In input port or external clock input	-1	μA		
						-10	μA		
On-chip pll-up resistance	R_u	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		$V_I = EV_{SS0}$, In input port		10	20	100	$k\Omega$

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{ss} = EV_{ss0} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current ^{Note 1}	I_{DD1}	Operating mode HS (high-speed main) mode ^{Note 5}	$f_{IH} = 32 \text{ MHz}^{\text{Note 3}}$	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.1		mA
					$V_{DD} = 3.0 \text{ V}$		2.1		mA
			$f_{IH} = 24 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.6	7.0	mA
					$V_{DD} = 3.0 \text{ V}$		4.6	7.0	mA
			$f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 5.0 \text{ V}$		2.7	4.0	mA
					$V_{DD} = 3.0 \text{ V}$		2.7	4.0	mA
		LS (low-speed main) mode ^{Note 5}	$f_{IH} = 8 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.2	1.8	mA
					$V_{DD} = 2.0 \text{ V}$		1.2	1.8	mA
		LV (low-voltage main) mode ^{Note 5}	$f_{IH} = 4 \text{ MHz}^{\text{Note 3}}$	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.2	1.7	mA
					$V_{DD} = 2.0 \text{ V}$		1.2	1.7	mA
		HS (high-speed main) mode ^{Note 5}	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.0	4.6	mA
					Resonator connection		3.2	4.8	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.0	4.6	mA
					Resonator connection		3.2	4.8	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		1.9	2.7	mA
					Resonator connection		1.9	2.7	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.9	2.7	mA
					Resonator connection		1.9	2.7	mA
		LS (low-speed main) mode ^{Note 5}	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}, V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.1	1.7	mA
					Resonator connection		1.1	1.7	mA
			$f_{MX} = 8 \text{ MHz}^{\text{Note 2}}, V_{DD} = 2.0 \text{ V}$	Normal operation	Square wave input		1.1	1.7	mA
					Resonator connection		1.1	1.7	mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.1	4.9	μA
					Resonator connection		4.2	5.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.1	4.9	μA
					Resonator connection		4.2	5.0	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		4.2	5.5	μA
					Resonator connection		4.3	5.6	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		4.3	6.3	μA
					Resonator connection		4.4	6.4	μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		4.6	7.7	μA
					Resonator connection		4.7	7.8	μA

(Notes and Remarks are listed on the next page.)

6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode, see **18.3.3 SNOOZE mode**.

Remarks

- 1. f_{IL} : Low-speed on-chip oscillator clock frequency
- 2. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. f_{CLK} : CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2)

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp \uparrow) <small>Note 1</small>	t _{SIK2}	2.7 V \leq EV _{DD0} \leq 5.5 V	1/f _{MCK} +20		1/f _{MCK} +30		1/f _{MCK} +30		ns
		1.8 V \leq EV _{DD0} \leq 5.5 V	1/f _{MCK} +30		1/f _{MCK} +30		1/f _{MCK} +30		ns
		1.7 V \leq EV _{DD0} \leq 5.5 V	1/f _{MCK} +40		1/f _{MCK} +40		1/f _{MCK} +40		ns
		1.6 V \leq EV _{DD0} \leq 5.5 V	—		1/f _{MCK} +40		1/f _{MCK} +40		ns
Slp hold time (from SCKp \uparrow) <small>Note 2</small>	t _{KSI2}	1.8 V \leq EV _{DD0} \leq 5.5 V	1/f _{MCK} +31		1/f _{MCK} +31		1/f _{MCK} +31		ns
		1.7 V \leq EV _{DD0} \leq 5.5 V	1/f _{MCK} +250		1/f _{MCK} +250		1/f _{MCK} +250		ns
		1.6 V \leq EV _{DD0} \leq 5.5 V	—		1/f _{MCK} +250		1/f _{MCK} +250		ns
Delay time from SCKp \downarrow to SO _p output <small>Note 3</small>	t _{KSO2}	C = 30 pF <small>Note 4</small>	2.7 V \leq EV _{DD0} \leq 5.5 V		2/f _{MCK} +44		2/f _{MCK} +110		2/f _{MCK} +110
			2.4 V \leq EV _{DD0} \leq 5.5 V		2/f _{MCK} +75		2/f _{MCK} +110		2/f _{MCK} +110
			1.8 V \leq EV _{DD0} \leq 5.5 V		2/f _{MCK} +110		2/f _{MCK} +110		2/f _{MCK} +110
			1.7 V \leq EV _{DD0} \leq 5.5 V		2/f _{MCK} +220		2/f _{MCK} +220		2/f _{MCK} +220
			1.6 V \leq EV _{DD0} \leq 5.5 V		—		2/f _{MCK} +220		2/f _{MCK} +220

- Notes**
- When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The Slp setup time becomes “to SCKp \downarrow ” when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
 - When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The Slp hold time becomes “from SCKp \downarrow ” when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
 - When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The delay time to SO_p output becomes “from SCKp \uparrow ” when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
 - C is the load capacitance of the SO_p output lines.
 - Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SO_p pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1),
n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)

2. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKS_{mn} bit of serial mode register mn (SMR_{mn}). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)
 (2/3)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp \uparrow) ^{Note 1}	tsIK1	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	81		479		479		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	177		479		479		ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω	479		479		479		ns
Slp hold time (from SCKp \uparrow) ^{Note 1}	tKS11	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	19		19		19		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	19		19		19		ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω	19		19		19		ns
Delay time from SCKp \downarrow to SO _p output ^{Note 1}	tKS01	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω		100		100		100	ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω		195		195		195	ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω		483		483		483	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. Use it with EV_{DD0} \geq V_b.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)
(3/3)**

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp \downarrow) ^{Note 1}	tsIK1	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	44		110		110		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	44		110		110		ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω	110		110		110		ns
Slp hold time (from SCKp \downarrow) ^{Note 1}	tKS11	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω	19		19		19		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω	19		19		19		ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω	19		19		19		ns
Delay time from SCKp \uparrow to SO _p output ^{Note 1}	tKS01	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 30 pF, R _b = 1.4 k Ω		25		25		25	ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 30 pF, R _b = 2.7 k Ω		25		25		25	ns
		1.8 V \leq EV _{DD0} < 3.3 V, 1.6 V \leq V _b \leq 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 k Ω		25		25		25	ns

Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. Use it with EV_{DD0} \geq V_b.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



(Remarks are listed on the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 1}	t _{KCY2}	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	24 MHz $< f_{MCK}$	14/ f_{MCK}	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	12/ f_{MCK}	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 20$ MHz	10/ f_{MCK}	—	—	—	—	ns
			4 MHz $< f_{MCK} \leq 8$ MHz	8/ f_{MCK}	—	16/ f_{MCK}	—	—	ns
			$f_{MCK} \leq 4$ MHz	6/ f_{MCK}	—	10/ f_{MCK}	—	10/ f_{MCK}	ns
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	24 MHz $< f_{MCK}$	20/ f_{MCK}	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	16/ f_{MCK}	—	—	—	—	ns
			16 MHz $< f_{MCK} \leq 20$ MHz	14/ f_{MCK}	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 16$ MHz	12/ f_{MCK}	—	—	—	—	ns
			$f_{MCK} \leq 4$ MHz	8/ f_{MCK}	—	16/ f_{MCK}	—	—	ns
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2}	24 MHz $< f_{MCK}$	48/ f_{MCK}	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	36/ f_{MCK}	—	—	—	—	ns
			16 MHz $< f_{MCK} \leq 20$ MHz	32/ f_{MCK}	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 16$ MHz	26/ f_{MCK}	—	—	—	—	ns
			$f_{MCK} \leq 4$ MHz	16/ f_{MCK}	—	16/ f_{MCK}	—	—	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

Simplified I²C mode connection diagram (during communication at different potential)**Simplified I²C mode serial transfer timing (during communication at different potential)**

Remarks

1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
2. r: IIC number ($r = 00, 01, 10, 20, 30, 31$), g: PIM, POM number ($g = 0, 1, 4, 5, 8, 14$)
3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$)

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $AV_{REFP} = V_{DD}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.

4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).

5. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I_{DD1}	Operating mode	HS (high-speed main) mode Note 5	$f_{IH} = 32 \text{ MHz}$ ^{Note 3}	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		2.3		mA
					Normal operation	$V_{DD} = 5.0 \text{ V}$		5.2	9.2	mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		5.2	9.2	mA
				$f_{IH} = 24 \text{ MHz}$ ^{Note 3}	Normal operation	$V_{DD} = 5.0 \text{ V}$		4.1	7.0	mA
					Normal operation	$V_{DD} = 3.0 \text{ V}$		4.1	7.0	mA
		HS (high-speed main) mode Note 5	$f_{MX} = 20 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
				Normal operation	Square wave input		3.4	5.9		mA
				Normal operation	Resonator connection		3.6	6.0		mA
			$f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
			$f_{MX} = 10 \text{ MHz}$ ^{Note 2} , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		2.1	3.5		mA
				Normal operation	Resonator connection		2.1	3.5		mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		4.8	5.9		μA
				Normal operation	Resonator connection		4.9	6.0		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		4.9	5.9		μA
				Normal operation	Resonator connection		5.0	6.0		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.0	7.6		μA
				Normal operation	Resonator connection		5.1	7.7		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.2	9.3		μA
				Normal operation	Resonator connection		5.3	9.4		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		5.7	13.3		μA
				Normal operation	Resonator connection		5.8	13.4		μA
			$f_{SUB} = 32.768 \text{ kHz}$ ^{Note 4} $T_A = +105^\circ\text{C}$	Normal operation	Square wave input		10.0	46.0		μA
				Normal operation	Resonator connection		10.0	46.0		μA

(Notes and Remarks are listed on the next page.)

3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum instruction execution time)	T _{CY}	Main system clock (f _{MAIN}) operation	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μs	
				2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs	
		Subsystem clock (f _{SUB}) operation		2.4 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs	
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μs	
				2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs	
External system clock frequency	f _{EX}	2.7 V ≤ V _{DD} ≤ 5.5 V			1.0		20.0	MHz	
		2.4 V ≤ V _{DD} < 2.7 V			1.0		16.0	MHz	
	f _{EXS}				32		35	kHz	
External system clock input high-level width, low-level width	t _{EXH} , t _{EXL}	2.7 V ≤ V _{DD} ≤ 5.5 V			24			ns	
		2.4 V ≤ V _{DD} < 2.7 V			30			ns	
	t _{EXHS} , t _{EXLS}				13.7			μs	
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t _{TIH} , t _{TIL}				1/f _{MCK} +10			ns ^{Note}	
TO00 to TO07, TO10 to TO17 output frequency	f _{TO}	HS (high-speed main) mode	4.0 V ≤ EV _{DD0} ≤ 5.5 V				16	MHz	
			2.7 V ≤ EV _{DD0} < 4.0 V				8	MHz	
			2.4 V ≤ EV _{DD0} < 2.7 V				4	MHz	
PCLBUZ0, PCLBUZ1 output frequency	f _{PCL}	HS (high-speed main) mode	4.0 V ≤ EV _{DD0} ≤ 5.5 V				16	MHz	
			2.7 V ≤ EV _{DD0} < 4.0 V				8	MHz	
			2.4 V ≤ EV _{DD0} < 2.7 V				4	MHz	
Interrupt input high-level width, low-level width	t _{INTH} , t _{INTL}	INTP0		2.4 V ≤ V _{DD} ≤ 5.5 V	1			μs	
		INTP1 to INTP11		2.4 V ≤ EV _{DD0} ≤ 5.5 V	1			μs	
Key interrupt input low-level width	t _{KR}	KR0 to KR7		2.4 V ≤ EV _{DD0} ≤ 5.5 V	250			ns	
RESET low-level width	t _{RS}				10			μs	

Note The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}


2.4V ≤ EV_{DD0} < 2.7 V : MIN. 125 ns

Remark f_{MCK}: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))


Minimum Instruction Execution Time during Main System Clock Operation



AC Timing Test Points



External System Clock Timing



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{ss} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp↑) ^{Note}	t _{SIK1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	162		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	354		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ	958		ns
Slp hold time (from SCKp↑) ^{Note}	t _{KSI1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	38		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	38		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 2.7 kΩ	38		ns
Delay time from SCKp↓ to SO _p output ^{Note}	t _{KSO1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ		200	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ		390	ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Data setup time (reception)	t _{SU:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 340 <small>Note 2</small>		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} + 340 <small>Note 2</small>		ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	1/f _{MCK} + 760 <small>Note 2</small>		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 760 <small>Note 2</small>		ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	1/f _{MCK} + 570 <small>Note 2</small>		ns
Data hold time (transmission)	t _{HD:DAT}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	0	770	ns
		4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	0	1420	ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	0	1420	ns
		2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 100 pF, R _b = 5.5 kΩ	0	1215	ns

Notes 1. The value must also be equal to or less than f_{MCK}/4.2. Set the f_{MCK} value to keep the hold time of SCL_r = "L" and SCL_r = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCL_r pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.


Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $AV_{REFP} = V_{DD}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.

4. Refer to **3.6.2 Temperature sensor/internal reference voltage characteristics**.

R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA,
 R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA
 R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA,
 R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA
 R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA,
 R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA
 R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA,
 R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA
 R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA,
 R5F100GHGNA, R5F100GJGNA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PQN-A P48K8-50-5B4-6	0.13



©2013 Renesas Electronics Corporation. All rights reserved.