

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gadfb-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gadfb-x0</a>

Table 1-1. List of Ordering Part Numbers


(7/12)

Pin count	Package	Data flash	Fields of Application <small>Note</small>	Ordering Part Number
52 pins	52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)	Mounted	A	R5F100JCAFA#V0, R5F100JDAFA#V0, R5F100JEAF#V0, R5F100JFAFA#V0, R5F100JGAFA#V0, R5F100JHAFA#V0, R5F100JJFAFA#V0, R5F100JKAFA#V0, R5F100JLAFA#V0 R5F100JCAFA#X0, R5F100JDAFA#X0, R5F100JEAF#X0, R5F100JFAFA#X0, R5F100JGAFA#X0, R5F100JHAFA#X0, R5F100JJFAFA#X0, R5F100JKAFA#X0, R5F100JLAFA#X0 R5F100JCDSA#V0, R5F100JDDFA#V0, R5F100JEDFA#V0, R5F100JFDFA#V0, R5F100JGDFA#V0, R5F100JHDFA#V0, R5F100JJDFA#V0, R5F100JKDFA#V0, R5F100JLDFA#V0 R5F100JCDSA#X0, R5F100JDDFA#X0, R5F100JEDFA#X0, R5F100JFDFA#X0, R5F100JGDFA#X0, R5F100JHDFA#X0, R5F100JJDFA#X0, R5F100JKDFA#X0, R5F100JLDFA#X0 R5F100JCGFA#V0, R5F100JDGFA#V0, R5F100JEGFA#V0, R5F100JFGFA#V0, R5F100JGGFA#V0, R5F100JHGFA#V0, R5F100JJGFA#V0 R5F100JCGFA#X0, R5F100JDGFA#X0, R5F100JEGFA#X0, R5F100JFGFA#X0, R5F100JGGFA#X0, R5F100JHGFA#X0, R5F100JJGFA#X0
			D	R5F101JCAFA#V0, R5F101JDAFA#V0, R5F101JEAF#V0, R5F101JFAFA#V0, R5F101JGAFA#V0, R5F101JHAFA#V0, R5F101JJFAFA#V0, R5F101JKAFA#V0, R5F101JLAFA#V0 R5F101JCAFA#X0, R5F101JDAFA#X0, R5F101JEAF#X0, R5F101JFAFA#X0, R5F101JGAFA#X0, R5F101JHAFA#X0, R5F101JJFAFA#X0, R5F101JKAFA#X0, R5F101JLAFA#X0 R5F101JCDSA#V0, R5F101JDDFA#V0, R5F101JEDFA#V0, R5F101JFDFA#V0, R5F101JGDFA#V0, R5F101JHDFA#V0, R5F101JJDFA#V0, R5F101JKDFA#V0, R5F101JLDFA#V0 R5F101JCDSA#X0, R5F101JDDFA#X0, R5F101JEDFA#X0, R5F101JFDFA#X0, R5F101JGDFA#X0, R5F101JHDFA#X0, R5F101JJDFA#X0, R5F101JKDFA#X0, R5F101JLDFA#X0

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

- 48-pin plastic HWQFN ( $7 \times 7$  mm, 0.5 mm pitch)




**Caution Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
3. It is recommended to connect an exposed die pad to V<sub>SS</sub>.

### 1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



**Cautions** 1. Make EV<sub>SS0</sub> pin the same potential as V<sub>ss</sub> pin.


2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>VDD0</sub> pin.
3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see **1.4 Pin Identification**.


2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>VDD0</sub> pins and connect the V<sub>ss</sub> and EV<sub>SS0</sub> pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

### 1.3.14 128-pin products

- 128-pin plastic LFQFP (14 × 20 mm, 0.5 mm pitch)



## 1.5.5 32-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## (3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{ss} = EV_{ss0} = EV_{ss1} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	$I_{DD1}$	Operating mode HS (high-speed main) mode <sup>Note 5</sup>	$f_{IH} = 32 \text{ MHz}$ <sup>Note 3</sup>	Basic operation	$V_{DD} = 5.0 \text{ V}$		2.6			mA
					$V_{DD} = 3.0 \text{ V}$		2.6			mA
			$f_{IH} = 24 \text{ MHz}$ <sup>Note 3</sup>	Normal operation	$V_{DD} = 5.0 \text{ V}$		6.1	9.5		mA
					$V_{DD} = 3.0 \text{ V}$		6.1	9.5		mA
		LS (low-speed main) mode <sup>Note 5</sup>	$f_{IH} = 16 \text{ MHz}$ <sup>Note 3</sup>	Normal operation	$V_{DD} = 5.0 \text{ V}$		3.5	5.3		mA
					$V_{DD} = 3.0 \text{ V}$		3.5	5.3		mA
		LV (low-voltage main) mode <sup>Note 5</sup>	$f_{IH} = 8 \text{ MHz}$ <sup>Note 3</sup>	Normal operation	$V_{DD} = 3.0 \text{ V}$		1.5	2.3		mA
					$V_{DD} = 2.0 \text{ V}$		1.5	2.3		mA
		HS (high-speed main) mode <sup>Note 5</sup>	$f_{MX} = 20 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		3.9	6.1		mA
					Resonator connection		4.1	6.3		mA
			$f_{MX} = 20 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		3.9	6.1		mA
					Resonator connection		4.1	6.3		mA
			$f_{MX} = 10 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 5.0 \text{ V}$	Normal operation	Square wave input		2.5	3.7		mA
					Resonator connection		2.5	3.7		mA
		LS (low-speed main) mode <sup>Note 5</sup>	$f_{MX} = 8 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.4	2.2		mA
					Resonator connection		1.4	2.2		mA
			$f_{MX} = 8 \text{ MHz}$ <sup>Note 2</sup> , $V_{DD} = 2.0 \text{ V}$	Normal operation	Square wave input		1.4	2.2		mA
					Resonator connection		1.4	2.2		mA
		Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = -40^\circ\text{C}$	Normal operation	Square wave input		5.4	6.5		$\mu\text{A}$
					Resonator connection		5.5	6.6		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +25^\circ\text{C}$	Normal operation	Square wave input		5.5	6.5		$\mu\text{A}$
					Resonator connection		5.6	6.6		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +50^\circ\text{C}$	Normal operation	Square wave input		5.6	9.4		$\mu\text{A}$
					Resonator connection		5.7	9.5		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +70^\circ\text{C}$	Normal operation	Square wave input		5.9	12.0		$\mu\text{A}$
					Resonator connection		6.0	12.1		$\mu\text{A}$
			$f_{SUB} = 32.768 \text{ kHz}$ <sup>Note 4</sup> $T_A = +85^\circ\text{C}$	Normal operation	Square wave input		6.6	16.3		$\mu\text{A}$
					Resonator connection		6.7	16.4		$\mu\text{A}$

(Notes and Remarks are listed on the next page.)

- Notes**
1. Total current flowing into  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$ ,  $EV_{DD0}$ , and  $EV_{DD1}$ , or  $V_{SS}$ ,  $EV_{SS0}$ , and  $EV_{SS1}$ . The values below the MAX. column include the peripheral operation current . However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. During HALT instruction execution by flash memory.
  3. When high-speed on-chip oscillator and subsystem clock are stopped.
  4. When high-speed system clock and subsystem clock are stopped.
  5. When high-speed on-chip oscillator and high-speed system clock are stopped. When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 

HS (high-speed main) mode:	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz
LS (low-speed main) mode:	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz
	LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz
  8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

## 2.5 Peripheral Functions Characteristics

### AC Timing Test Points



#### 2.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate <sup>Note 1</sup>		2.4 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ <small>Note 2</small>		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	5.3		1.3		0.6 Mbps
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ <small>Note 2</small>		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	5.3		1.3		0.6 Mbps
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ <small>Note 2</small>		$f_{MCK}/6$ <small>Note 2</small>		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	5.3		1.3		0.6 Mbps
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—		$f_{MCK}/6$ <small>Note 2</small>		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ <sup>Note 3</sup>	—		1.3		0.6 Mbps

**Notes** 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when  $EV_{DD0} < V_{DD}$ .

2.4 V  $\leq EV_{DD0} < 2.7 \text{ V}$  : MAX. 2.6 Mbps

1.8 V  $\leq EV_{DD0} < 2.4 \text{ V}$  : MAX. 1.3 Mbps

1.6 V  $\leq EV_{DD0} < 1.8 \text{ V}$  : MAX. 0.6 Mbps

3. The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

16 MHz (2.4 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(5) During communication at same potential (simplified I<sup>2</sup>C mode) (2/2)(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 85 Note2		1/f <sub>MCK</sub> + 145 Note2		1/f <sub>MCK</sub> + 145 Note2		ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	1/f <sub>MCK</sub> + 145 Note2		1/f <sub>MCK</sub> + 145 Note2		1/f <sub>MCK</sub> + 145 Note2		ns
		1.8 V ≤ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1/f <sub>MCK</sub> + 230 Note2		1/f <sub>MCK</sub> + 230 Note2		1/f <sub>MCK</sub> + 230 Note2		ns
		1.7 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1/f <sub>MCK</sub> + 290 Note2		1/f <sub>MCK</sub> + 290 Note2		1/f <sub>MCK</sub> + 290 Note2		ns
		1.6 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	—		1/f <sub>MCK</sub> + 290 Note2		1/f <sub>MCK</sub> + 290 Note2		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0	305	0	305	0	305	ns
		1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	0	405	0	405	0	405	ns
		1.7 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	—		0	405	0	405	ns

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.2. Set the f<sub>MCK</sub> value to keep the hold time of SCL<sub>r</sub> = "L" and SCL<sub>r</sub> = "H".


**Caution** Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCL<sub>r</sub> pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks**
1. p: CSI number ( $p = 00, 01, 10, 20, 30, 31$ ), m: Unit number, n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ ), g: PIM and POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (1/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	t <sub>KCY2</sub>	4.0 V $\leq EV_{DD0} \leq 5.5$ V, 2.7 V $\leq V_b \leq 4.0$ V	24 MHz $< f_{MCK}$	14/ $f_{MCK}$	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	12/ $f_{MCK}$	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 20$ MHz	10/ $f_{MCK}$	—	—	—	—	ns
			4 MHz $< f_{MCK} \leq 8$ MHz	8/ $f_{MCK}$	—	16/ $f_{MCK}$	—	—	ns
			$f_{MCK} \leq 4$ MHz	6/ $f_{MCK}$	—	10/ $f_{MCK}$	—	10/ $f_{MCK}$	ns
		2.7 V $\leq EV_{DD0} < 4.0$ V, 2.3 V $\leq V_b \leq 2.7$ V	24 MHz $< f_{MCK}$	20/ $f_{MCK}$	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	16/ $f_{MCK}$	—	—	—	—	ns
			16 MHz $< f_{MCK} \leq 20$ MHz	14/ $f_{MCK}$	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 16$ MHz	12/ $f_{MCK}$	—	—	—	—	ns
			$f_{MCK} \leq 4$ MHz	8/ $f_{MCK}$	—	16/ $f_{MCK}$	—	—	ns
		1.8 V $\leq EV_{DD0} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V <sup>Note 2</sup>	24 MHz $< f_{MCK}$	48/ $f_{MCK}$	—	—	—	—	ns
			20 MHz $< f_{MCK} \leq 24$ MHz	36/ $f_{MCK}$	—	—	—	—	ns
			16 MHz $< f_{MCK} \leq 20$ MHz	32/ $f_{MCK}$	—	—	—	—	ns
			8 MHz $< f_{MCK} \leq 16$ MHz	26/ $f_{MCK}$	—	—	—	—	ns
			$f_{MCK} \leq 4$ MHz	16/ $f_{MCK}$	—	16/ $f_{MCK}$	—	—	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

## 2.5.2 Serial interface IICA

(1) I<sup>2</sup>C standard mode $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f <sub>SCL</sub>	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	100	0	100	kHz
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	$\mu\text{s}$	
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	$\mu\text{s}$	
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	$\mu\text{s}$	
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	$\mu\text{s}$	
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	250	—	250	—	ns	
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	3.45	0	3.45	$\mu\text{s}$	
Setup time of stop condition	t <sub>SU:STO</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	$\mu\text{s}$	
Bus-free time	t <sub>BUF</sub>	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	$\mu\text{s}$	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	$\mu\text{s}$	

(Notes, Caution and Remark are listed on the next page.)

- Notes**
- 1. The first clock pulse is generated after this period when the start/restart condition is detected.
  - <R> 2. The maximum value (MAX.) of  $t_{HD:DAT}$  is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics ( $I_{OH1}$ ,  $I_{OL1}$ ,  $V_{OH1}$ ,  $V_{OL1}$ ) must satisfy the values in the redirect destination.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}$ ,  $R_b = 2.7 \text{ k}\Omega$

- (3) When reference voltage (+) =  $V_{DD}$  ( $\text{ADREFP1} = 0$ ,  $\text{ADREFP0} = 0$ ), reference voltage (-) =  $V_{SS}$  ( $\text{ADREFM} = 0$ ), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ , Reference voltage (+) =  $V_{DD}$ , Reference voltage (-) =  $V_{SS}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$		1.2	$\pm 7.0$	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3		1.2	$\pm 10.5$	LSB
Conversion time	t <sub>CONV</sub>	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI26	3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	2.125		39	$\mu\text{s}$
			2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$	3.1875		39	$\mu\text{s}$
			1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$	17		39	$\mu\text{s}$
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	57		95	$\mu\text{s}$
Conversion time	t <sub>CONV</sub>	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$	2.375		39	$\mu\text{s}$
			2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$	3.5625		39	$\mu\text{s}$
			2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$	17		39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			$\pm 0.60$	%FSR
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			$\pm 0.85$	%FSR
Full-scale error <sup>Notes 1, 2</sup>	E <sub>FS</sub>	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			$\pm 0.60$	%FSR
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			$\pm 0.85$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			$\pm 4.0$	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			$\pm 6.5$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	10-bit resolution	1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$			$\pm 2.0$	LSB
			1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3			$\pm 2.5$	LSB
Analog input voltage	V <sub>AIN</sub>	ANI0 to ANI14		0		$V_{DD}$	V
		ANI16 to ANI26		0		$EV_{DD0}$	V
		Internal reference voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$ , HS (high-speed main) mode)		$V_{BGR}$ <sup>Note 4</sup>			V
		Temperature sensor output voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$ , HS (high-speed main) mode)		$V_{TMPS25}$ <sup>Note 4</sup>			V

- Notes**
- Excludes quantization error ( $\pm 1/2$  LSB).
  - This value is indicated as a ratio (%FSR) to the full-scale value.
  - When the conversion time is set to 57  $\mu\text{s}$  (min.) and 95  $\mu\text{s}$  (max.).
  - Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

## 2.8 Flash Memory Programming Characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	$f_{CLK}$	$1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	$C_{erwr}$	Retained for 20 years $T_A = 85^\circ\text{C}$	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 years $T_A = 25^\circ\text{C}$		1,000,000		
		Retained for 5 years $T_A = 85^\circ\text{C}$	100,000			
		Retained for 20 years $T_A = 85^\circ\text{C}$	10,000			

**Notes** 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.


2. When using flash memory programmer and Renesas Electronics self programming library
3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

## 2.9 Dedicated Flash Memory Programmer Communication (UART)


( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps


### Minimum Instruction Execution Time during Main System Clock Operation



### AC Timing Test Points



### External System Clock Timing



**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)**

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>ss</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Slp setup time (to SCKp↑) <sup>Note</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	162		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	354		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	958		ns
Slp hold time (from SCKp↑) <sup>Note</sup>	t <sub>KSI1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ	38		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ	38		ns
Delay time from SCKp↓ to SO <sub>p</sub> output <sup>Note</sup>	t <sub>KSO1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ		200	ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ		390	ns
		2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		966	ns

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

### 3.5.2 Serial interface IICA

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode				Unit	
			Standard Mode		Fast Mode			
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	$f_{SCL}$	Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$	—	—	0	400	kHz	
		Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	0	100	—	—	kHz	
Setup time of restart condition	$t_{SU:STA}$		4.7		0.6		$\mu\text{s}$	
Hold time <sup>Note 1</sup>	$t_{HD:STA}$		4.0		0.6		$\mu\text{s}$	
Hold time when SCLA0 = "L"	$t_{LOW}$		4.7		1.3		$\mu\text{s}$	
Hold time when SCLA0 = "H"	$t_{HIGH}$		4.0		0.6		$\mu\text{s}$	
Data setup time (reception)	$t_{SU:DAT}$		250		100		ns	
Data hold time (transmission) <sup>Note 2</sup>	$t_{HD:DAT}$		0	3.45	0	0.9	$\mu\text{s}$	
Setup time of stop condition	$t_{SU:STO}$		4.0		0.6		$\mu\text{s}$	
Bus-free time	$t_{BUF}$		4.7		1.3		$\mu\text{s}$	

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.


<R> 2. The maximum value (MAX.) of  $t_{HD:DAT}$  is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics ( $I_{OH1}$ ,  $I_{OL1}$ ,  $V_{OH1}$ ,  $V_{OL1}$ ) must satisfy the values in the redirect destination.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}$ ,  $R_b = 2.7 \text{ k}\Omega$   
 Fast mode:  $C_b = 320 \text{ pF}$ ,  $R_b = 1.1 \text{ k}\Omega$

**IICA serial transfer timing**




**Remark**  $n = 0, 1$

#### 4.7 40-pin Products

R5F100EAANA, R5F100ECANA, R5F100EDANA, R5F100EEANA, R5F100EFANA, R5F100EGANA, R5F100EHANA  
 R5F101EAANA, R5F101ECANA, R5F101EDANA, R5F101EEANA, R5F101EFANA, R5F101EGANA, R5F101EHANA  
 R5F100EADNA, R5F100ECDNA, R5F100EDDNA, R5F100EEDNA, R5F100EFDNA, R5F100EGDNA,  
 R5F100EHDNA  
 R5F101EADNA, R5F101ECDNA, R5F101EDDNA, R5F101EEDNA, R5F101EFDNA, R5F101EGDNA,  
 R5F101EHDNA  
 R5F100EAGNA, R5F100ECGNA, R5F100EDGNA, R5F100EEGNA, R5F100EFGNA, R5F100EGGNA,  
 R5F100EHGNA


JEITA Package code	RENESAS code	Previous code	MASS (TYP) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-5	0.09



©2013 Renesas Electronics Corporation. All rights reserved.

R5F100LCAF, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB,  
 R5F100LKAFB, R5F100LLAFB  
 R5F101LCAF, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,  
 R5F101LJAFB, R5F101LKAFB, R5F101LLAFB  
 R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB,  
 R5F100LKDFB, R5F100LLDFB  
 R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB,  
 R5F101LJDFB, R5F101LKDFB, R5F101LLDFB  
 R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB,  
 R5F100LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35

**NOTE**

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.