

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 10x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-WFQFN Exposed Pad |
| Supplier Device Package | 48-HWQFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gcgna-w0 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers

(10/12)

| Pin count | Package | Data flash | Fields of Application | Ordering Part Number |
|-----------|---|----------------|--------------------------|---|
| 80 pins | 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch) | Mounted | А | R5F100MFAFA#V0, R5F100MGAFA#V0, R5F100MHAFA#V0, R5F100MJAFA#V0, R5F100MKAFA#V0, R5F100MLAFA#V0 R5F100MFAFA#X0, R5F100MGAFA#X0, R5F100MHAFA#X0, R5F100MJAFA#X0, R5F100MKAFA#X0, R5F100MLAFA#X0 |
| | | | D | R5F100MFDFA#V0, R5F100MGDFA#V0, R5F100MHDFA#V0, R5F100MJDFA#V0, R5F100MKDFA#V0, R5F100MFDFA#X0, R5F100MFDFA#X0, R5F100MFDFA#X0, R5F100MJDFA#X0, R5F100MKDFA#X0, R5F100MLDFA#X0 |
| | | | G | R5F100MFGFA#V0, R5F100MGGFA#V0, R5F100MHGFA#V0, R5F100MJGFA#V0 R5F100MFGFA#X0, R5F100MGGFA#X0, R5F100MJGFA#X0, R5F100MJGFA#X0 |
| | | Not mounted | A | R5F101MFAFA#V0, R5F101MGAFA#V0, R5F101MHAFA#V0, R5F101MJAFA#V0, R5F101MKAFA#V0, R5F101MLAFA#V0 R5F101MFAFA#X0, R5F101MGAFA#X0, R5F101MJAFA#X0, R5F101MKAFA#X0, R5F101MLAFA#X0 |
| | | | D | R5F101MFDFA#V0, R5F101MGDFA#V0, R5F101MHDFA#V0, R5F101MJDFA#V0, R5F101MKDFA#V0, R5F101MLDFA#V0 R5F101MFDFA#X0, R5F101MGDFA#X0, R5F101MHDFA#X0, R5F101MJDFA#X0, R5F101MKDFA#X0, R5F101MJDFA#X0 |
| | 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch) | Mounted | A | R5F100MFAFB#V0, R5F100MGAFB#V0, R5F100MHAFB#V0, R5F100MJAFB#V0, R5F100MKAFB#V0, R5F100MLAFB#V0 R5F100MFAFB#X0, R5F100MGAFB#X0, R5F100MJAFB#X0, R5F100MKAFB#X0, R5F100MLAFB#X0 |
| | | | D | R5F100MFDFB#V0, R5F100MGDFB#V0, R5F100MHDFB#V0, R5F100MJDFB#V0, R5F100MKDFB#V0, R5F100MLDFB#V0 R5F100MFDFB#X0, R5F100MGDFB#X0, R5F100MHDFB#X0, R5F100MJDFB#X0, R5F100MKDFB#X0, R5F100MLDFB#X0 |
| | | | G | R5F100MFGFB#V0, R5F100MGGFB#V0, R5F100MHGFB#V0, R5F100MJGFB#V0 R5F100MFGFB#X0, R5F100MGGFB#X0, R5F100MJGFB#X0, R5F100MJGFB#X0 |
| | | Not mounted | А | R5F101MFAFB#V0, R5F101MGAFB#V0, R5F101MHAFB#V0, R5F101MJAFB#V0, R5F101MKAFB#V0, R5F101MFAFB#X0, R5F101MGAFB#X0, R5F101MHAFB#X0, R5F101MJAFB#X0, R5F101MKAFB#X0, R5F101MLAFB#X0 |
| | | | D | R5F101MFDFB#V0, R5F101MGDFB#V0, R5F101MHDFB#V0, R5F101MJDFB#V0, R5F101MKDFB#V0, R5F101MLDFB#V0 R5F101MFDFB#X0, R5F101MGDFB#X0, R5F101MHDFB#X0, R5F101MJDFB#X0, R5F101MKDFB#X0, R5F101MLDFB#X0 |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.3 Pin Configuration (Top View)

1.3.1 20-pin products


• 20-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remark For pin identification, see 1.4 Pin Identification.

1.5.11 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)

| | Item | 40-pin 44-pin 48-pin | | F0 | nin | | ·pin | | | | |
|-------------------|--|---|---|-----------------------------|---|-----------|--|----------|--|----------|--|
| | item | | <u> </u> | 44 | i | | | 52- | -pin I | | İ |
| | | R5F100Ex | R5F101Ex | R5F100Fx | R5F101Fx | R5F100Gx | R5F101Gx | R5F100Jx | R5F101Jx | R5F100Lx | R5F101Lx |
| | | 100 | 101 | 100 | 101 | 100 | 101 | 100 | 101 | 100 | 101 |
| | | Ex | Ex | × | × | χ Ω | ωx | × | × | Ž | Ž |
| Code flash me | emory (KB) | 16 to | o 192 | 16 t | o 512 | 16 t | 512 | 32 to | o 512 | 32 to | o 512 |
| Data flash me | emory (KB) | 4 to 8 | - | 4 to 8 | - | 4 to 8 | - | 4 to 8 | _ | 4 to 8 | _ |
| RAM (KB) | | 2 to 1 | 16 ^{Note1} | 2 to : | 32 ^{Note1} | 2 to 3 | 32 ^{Note1} | 2 to 3 | 32 ^{Note1} | 2 to 3 | 32 ^{Note1} |
| Address space | e | 1 MB | | | | | | | | | |
| Main system clock | High-speed system clock | HS (High HS (High LS (Low- | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V _{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V _{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V _{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V _{DD} = 1.6 to 5.5 V) | | | | | | | | |
| | High-speed on-chip oscillator | HS (High LS (Low- | S (High-speed main) mode: 1 to 32 MHz (V_{DD} = 2.7 to 5.5 V), S (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), S (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), V (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V) | | | | | | | | |
| Subsystem cl | ock | XT1 (crys 32.768 k | | ation, exte | ernal subsy | stem cloc | k input (E | XCLKS) | | | |
| Low-speed or | n-chip oscillator | 15 kHz (| TYP.) | | | | | | | | |
| General-purp | ose registers | (8-bit reg | ister × 8) | × 4 banks | | | | | | | |
| Minimum insti | ruction execution time | 0.03125 μ s (High-speed on-chip oscillator: f _{IH} = 32 MHz operation) 0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation) | | | | | | | | | |
| | | 0.05 <i>μ</i> s (| High-spee | ed system | clock: fmx | = 20 MHz | operation |) | | | |
| | | 30.5 μs (| Subsyster | n clock: fs | ыв = 32.76 | 8 kHz ope | ration) | | | | |
| Instruction se | t | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | | | | |
| I/O port | Total | 3 | 36 | 4 | 40 | 2 | 14 | 4 | 18 | 5 | 58 |
| | CMOS I/O | (N-ch (| 28 O.D. I/O ithstand ge]: 10) | (N-ch [V _{DD} w | 31 O.D. I/O rithstand ge]: 10) | (N-ch (| 34 O.D. I/O ithstand je]: 11) | (N-ch (| 38 O.D. I/O ithstand ge]: 13) | (N-ch (| 18 O.D. I/O ithstand ge]: 15) |
| | CMOS input | | 5 | | 5 | | 5 | | 5 | | 5 |
| | CMOS output | | = | | = | | 1 | | 1 | | 1 |
| | N-ch O.D. I/O (withstand voltage: 6 V) | | 3 | | 4 | | 4 | | 4 | | 4 |
| Timer | 16-bit timer | | | | | 8 cha | nnels | | | | |
| | Watchdog timer | | | | | 1 cha | annel | | | | |
| | Real-time clock (RTC) | | | | | 1 cha | annel | | | | |
| | 12-bit interval timer (IT) | | 1 channel | | | | | | | | |
| | Timer output | outputs: 3 8 channels | 4 channels (PWM outputs: 4 Note 2), outputs: 3 Note 2), 8 channels (PWM outputs: 7 Note 2) Note 3 outputs: 7 Note 2 Note 3 | | | | | | | | |
| | RTC output | 1 channe • 1 Hz (s | | ı clock: fsu | ıв = 32.768 | 3 kHz) | | | | | |

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H R5F100xJ, R5F101xJ (x = F, G, J, L): Start address F7F00H Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

(2/2)

| | | | | | | | (2/2) | | | |
|----------------------|----------------------|----------------------------------|--|-------------------------------|--------------------|---------------------|----------|--|--|--|
| Ite | m | 80- | pin | 100 | -pin | 128 | 3-pin | | | |
| | | R5F100Mx | R5F101Mx | R5F100Px | R5F101Px | R5F100Sx | R5F101Sx | | | |
| Clock output/buzz | er output | | 2 | 1 | 2 | | 2 | | | |
| | | • 2.44 kHz, 4.8 | 8 kHz, 9.76 kHz, | 1.25 MHz, 2.5 M | Hz, 5 MHz, 10 M | ИНz | | | | |
| | | · · | clock: fmain = 20 | | | | | | | |
| | | | 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation) | | | | | | | |
| 0/40 1 " | A /D | | 17 channels 20 channels 26 channels | | | | | | | |
| 8/10-bit resolution | A/D converter | | | | | 26 channels | | | | |
| Serial interface | | | , 128-pin product | | | | | | | |
| | | | • | 2 channels/UAR | | | | | | |
| | | | • | 2 channels/UAR 2 channels/UAR | | tina I IN-hus): 1 (| channel | | | |
| | | | • | 2 channels/UAR | | ang Ent baoj. T | onamo: | | | |
| | I ² C bus | 2 channels | · | 2 channels | | 2 channels | | | | |
| Multiplier and divid | der/multiply- | • 16 bits × 16 bi | ts = 32 bits (Uns | igned or signed) | | | | | | |
| accumulator | | • 32 bits ÷ 32 bi | ts = 32 bits (Uns | igned) | | | | | | |
| | | • 16 bits × 16 bits | ts + 32 bits = 32 | bits (Unsigned or | signed) | | | | | |
| DMA controller | | 4 channels | 4 channels | | | | | | | |
| Vectored | Internal | | 37 | 3 | 37 | | 41 | | | |
| interrupt sources | External | | 13 | 1 | 3 | | 13 | | | |
| Key interrupt | | | 8 | 1 | 8 | | 8 | | | |
| Reset | | Reset by RES | | | | | | | | |
| | | | by watchdog tim | | | | | | | |
| | | | by power-on-res by voltage detec | | | | | | | |
| | | | | tion execution Note | | | | | | |
| | | | by RAM parity e | | | | | | | |
| | | | by illegal-memor | | | | | | | |
| Power-on-reset cir | rcuit | Power-on-res | et: 1.51 V (TY | P.) | | | | | | |
| | | Power-down- | reset: 1.50 V (TY | P.) | | | | | | |
| Voltage detector | | Rising edge : | | .06 V (14 stages) |) | | | | | |
| | | Falling edge: | 1.63 V to 3 | 3.98 V (14 stages) | 1 | | | | | |
| On-chip debug fur | nction | Provided | | | | | | | | |
| Power supply volta | age | $V_{DD} = 1.6 \text{ to } 5.5$ | $V (T_A = -40 \text{ to } +8$ | 5°C) | | | | | | |
| | | $V_{DD} = 2.4 \text{ to } 5.5$ | $V (T_A = -40 \text{ to } +1)$ | 05°C) | | | | | | |
| Operating ambien | t temperature | $T_A = 40 \text{ to } +85^\circ$ | C (A: Consumer | applications, D: Ir | ndustrial applicat | ions) | | | | |
| | | $T_A = 40 \text{ to } +105$ | °C (G: Industrial | applications) | | | | | | |
| | | 1 | | | | | | | | |



Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (4/5)$

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------------|------------------|--|--|-------------------------|------|------|------|
| Output voltage, high | V _{OH1} | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -10.0 mA | EV _{DD0} – | | | V |
| | | to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -3.0 mA | EV _{DD0} – 0.7 | | | V |
| | | P117, P120, P125 to P127, P130, P140 to P147 | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Iон1 = -2.0 mA | EV _{DD0} – 0.6 | | | V |
| | | | $\label{eq:loss_loss} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OH1}} = -1.5 \ mA \end{array}$ | EV _{DD0} – 0.5 | | | ٧ |
| | | | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ $I_{\text{OH1}} = -1.0 \text{ mA}$ | EV _{DD0} – 0.5 | | | V |
| | V _{OH2} | P20 to P27, P150 to P156 | 1.6 V \leq V _{DD} \leq 5.5 V, Іон2 = $-100~\mu$ A | V _{DD} - 0.5 | | | V |
| Output voltage, low | V _{OL1} | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 20~mA$ | | | 1.3 | ٧ |
| | | P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | $\label{eq:loss_state} \begin{cases} 4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ \\ \text{Iol1} = 8.5 \text{ mA} \end{cases}$ | | | 0.7 | > |
| | | | $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$ $I_{\text{OL1}} = 3.0~\text{mA}$ | | | 0.6 | > |
| | | | $2.7~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL1} = 1.5~mA$ | | | 0.4 | V |
| | | | $\label{eq:loss_state} \begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ \\ I_{\text{OL1}} = 0.6 \ mA \end{array}$ | | | 0.4 | V |
| | | | $1.6~V \leq EV_{DD0} < 5.5~V,$ $I_{OL1} = 0.3~mA$ | | | 0.4 | V |
| | V _{OL2} | P20 to P27, P150 to P156 | 1.6 V \leq VDD \leq 5.5 V, lol2 = 400 μ A | | | 0.4 | V |
| | Vol3 | P60 to P63 | $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$ | | | 2.0 | ٧ |
| | | | $4.0~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 5.0~mA$ | | | 0.4 | V |
| | | | $2.7~\textrm{V} \leq \textrm{EV}_\textrm{DD0} \leq 5.5~\textrm{V},$ $\textrm{Iol3} = 3.0~\textrm{mA}$ | | | 0.4 | V |
| | | | $1.8~V \leq EV_{DD0} \leq 5.5~V,$ $I_{OL3} = 2.0~mA$ | | | 0.4 | V |
| | | | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ $\text{Iol3} = 1.0 \text{ mA}$ | | | 0.4 | V |

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (2/2)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------|------------------|-------------------------|--|--|-------------------------|------|------|------|------|
| Supply | I _{DD2} | HALT | HS (high- | $f_{IH} = 32 \text{ MHz}^{Note 4}$ | V _{DD} = 5.0 V | | 0.54 | 1.63 | mA |
| current | Note 2 | mode | speed main) mode Note 7 | | V _{DD} = 3.0 V | | 0.54 | 1.63 | mA |
| | | | | $f_{IH} = 24 \text{ MHz}^{\text{Note 4}}$ | V _{DD} = 5.0 V | | 0.44 | 1.28 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.28 | mA |
| | | | | fih = 16 MHz Note 4 | V _{DD} = 5.0 V | | 0.40 | 1.00 | mA |
| | | | | | V _{DD} = 3.0 V | | 0.40 | 1.00 | mA |
| | | | LS (low- | fih = 8 MHz Note 4 | V _{DD} = 3.0 V | | 260 | 530 | μА |
| | | | speed main) mode Note 7 | | V _{DD} = 2.0 V | | 260 | 530 | μА |
| | | | LV (low- | f _{IH} = 4 MHz ^{Note 4} | V _{DD} = 3.0 V | | 420 | 640 | μA |
| | | voltage main) mode | | V _{DD} = 2.0 V | | 420 | 640 | μА | |
| | | | HS (high- | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.28 | 1.00 | mA |
| | | | speed main) mode Note 7 | V _{DD} = 5.0 V | Resonator connection | | 0.45 | 1.17 | mA |
| | | | $f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.28 | 1.00 | mA | |
| | | V _{DD} = 3.0 V | Resonator connection | | 0.45 | 1.17 | mA | | |
| | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.19 | 0.60 | mA | |
| | | | $V_{DD} = 5.0 \text{ V}$ | Resonator connection | | 0.26 | 0.67 | mA | |
| | | | | $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ | Square wave input | | 0.19 | 0.60 | mA |
| | | | | $V_{DD} = 3.0 \text{ V}$ | Resonator connection | | 0.26 | 0.67 | mA |
| | | | LS (low- | $f_{MX} = 8 MHz^{Note 3}$ | Square wave input | | 95 | 330 | μΑ |
| | | | speed main) mode Note 7 | V _{DD} = 3.0 V | Resonator connection | | 145 | 380 | μΑ |
| | | | | $f_{MX} = 8 MHz^{Note 3}$ | Square wave input | | 95 | 330 | μΑ |
| | | | | $V_{DD} = 2.0 \text{ V}$ | Resonator connection | | 145 | 380 | μΑ |
| | | | Subsystem | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.25 | 0.57 | μΑ |
| | | | clock | T _A = -40°C | Resonator connection | | 0.44 | 0.76 | μΑ |
| | | | operation | fsub = 32.768 kHz ^{Note 5} | Square wave input | | 0.30 | 0.57 | μΑ |
| | | | | T _A = +25°C | Resonator connection | | 0.49 | 0.76 | μΑ |
| | | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ | Square wave input | | 0.37 | 1.17 | μΑ |
| | | | | T _A = +50°C | Resonator connection | | 0.56 | 1.36 | μΑ |
| | | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ | Square wave input | | 0.53 | 1.97 | μΑ |
| | | | | T _A = +70°C | Resonator connection | | 0.72 | 2.16 | μA |
| | | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ | Square wave input | | 0.82 | 3.37 | μΑ |
| | | | | T _A = +85°C | Resonator connection | | 1.01 | 3.56 | μΑ |
| | IDD3 Note 6 | STOP | T _A = -40°C | | | | 0.18 | 0.50 | μΑ |
| | | mode ^{Note 8} | T _A = +25°C | | | | 0.23 | 0.50 | μΑ |
| | | | T _A = +50°C | | | | 0.30 | 1.10 | μΑ |
| | | | T _A = +70°C | | | | 0.46 | 1.90 | μА |
| | | | T _A = +85°C | | | | 0.75 | 3.30 | μΑ |

(Notes and Remarks are listed on the next page.)



(4) Peripheral Functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

| Parameter | Symbol | | Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------------------|-----------------------------|---|------|------|-------|------|
| Low-speed on- chip oscillator operating current | IFIL ^{Note 1} | | | | 0.20 | | μΑ |
| RTC operating current | RTC Notes 1, 2, 3 | | | | 0.02 | | μΑ |
| 12-bit interval timer operating current | IIT Notes 1, 2, 4 | | | | 0.02 | | μΑ |
| Watchdog timer operating current | IWDT Notes 1, 2, 5 | fıL = 15 kHz | | | 0.22 | | μА |
| A/D converter | IADC Notes 1, 6 | When | Normal mode, AV _{REFP} = V _{DD} = 5.0 V | | 1.3 | 1.7 | mA |
| operating current | | conversion at maximum speed | Low voltage mode, AVREFP = VDD = 3.0 V | | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | IADREF Note 1 | | | | 75.0 | | μА |
| Temperature sensor operating current | ITMPS Note 1 | | | | 75.0 | | μΑ |
| LVD operating current | LVI Notes 1, 7 | | | | 0.08 | | μΑ |
| Self- programming operating current | FSP Notes 1, 9 | | | | 2.50 | 12.20 | mA |
| BGO operating current | BGO Notes 1, 8 | | | | 2.50 | 12.20 | mA |
| SNOOZE | ISNOZ Note 1 | ADC operation | The mode is performed Note 10 | | 0.50 | 0.60 | mA |
| operating current | | | The A/D conversion operations are performed, Low voltage mode, $AV_{\text{REFP}} = V_{\text{DD}} = 3.0 \text{ V}$ | | 1.20 | 1.44 | mA |
| | | CSI/UART opera | tion | | 0.70 | 0.84 | mA |

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))


(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)


| Parameter | arameter Symbol | | Conditions | | h-speed Mode | , | /-speed Mode | LV (low-voltage main) Mode | | Unit |
|----------------------------|-----------------|--|---------------|-----------------------|-----------------|-----------------------|-----------------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy2 | $4.0~V \le EV_{DD0} \le 5.5$ | 20 MHz < fмск | 8/fмск | | _ | | _ | | ns |
| Note 5 | | V | fмск ≤ 20 MHz | 6/ƒмск | | 6/fмск | | 6/fмск | | ns |
| | | $2.7~V \leq EV_{DD0} \leq 5.5$ | 16 MHz < fмск | 8/fмск | | _ | | _ | | ns |
| | | V | fмск ≤ 16 MHz | 6/ƒмск | | 6/fмск | | 6/fмск | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 6/fмск and 500 | | 6/fмск and 500 | | 6/fмск and 500 | | ns |
| | | 1.8 V ≤ EV _{DDO} ≤ 5.5 V | | 6/fмск and 750 | | 6/fмск and 750 | | 6/fмск and 750 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | 6/fмск and 1500 | | 6/fмск and 1500 | | 6/fмск and 1500 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 | V | _ | | 6/fмск and 1500 | | 6/fмск and 1500 | | ns |
| SCKp high-/low-level width | tkH2, tkL2 | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | tксү2/2 – 7 | | tксү2/2 - 7 | | tkcy2/2 -7 | | ns |
| | | $2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$ | | tксу2/2 — 8 | | tксу2/2 - 8 | | tkcy2/2 -8 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | tксү2/2 – 18 | | tксу2/2 - 18 | | tксу2/2 - 18 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | tксү2/2 — 66 | | tксү2/2 - 66 | | tkcy2/2 - 66 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 | V | _ | | tксү2/2 - 66 | | tkcy2/2 - 66 | | ns |

(Notes, Caution, and Remarks are listed on the next page.)


CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (1/2)$

| Parameter | Symbol | ĺ | ≤ VDD ≤ 5.5 V, Vss = | HS (| high- main) ode | LS (low | | - | -voltage Mode | Unit |
|------------------------|--------|---|------------------------|-------------|-----------------------|-------------|------|-------------|------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time Note 1 | | $4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$ | 24 MHz < fмск | 14/ fмск | | _ | | _ | | ns |
| | | | 20 MHz < fмcκ ≤ 24 MHz | 12/ fмск | | | | | | ns |
| | | | 8 MHz < fмcк ≤ 20 MHz | 10/ fмск | | _ | | _ | | ns |
| | | | 4 MHz < fмcк ≤ 8 MHz | 8/fмск | | 16/ fмск | | _ | | ns |
| | | | fmck ≤ 4 MHz | 6/fмск | | 10/ fмск | | 10/ fмск | | ns |
| | | $2.7 \text{ V} \le \text{EV}_{DD0} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$ | 24 MHz < fмск | 20/ fмск | | _ | | _ | | ns |
| | | | 20 MHz < fмcк ≤ 24 MHz | 16/ fмск | | _ | | _ | | ns |
| | | | 16 MHz < fмcк ≤ 20 MHz | 14/ fмск | | _ | | _ | | ns |
| | | | 8 MHz < fмcк ≤ 16 MHz | 12/ fмск | | _ | | _ | | ns |
| | | | 4 MHz < fмcк ≤ 8 MHz | 8/fмск | | 16/ fмск | | _ | | ns |
| | | | fмск ≤ 4 MHz | 6/ƒмск | | 10/ fмск | | 10/ fмск | | ns |
| | | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}}$ | 24 MHz < fмск | 48/ fмск | | _ | | _ | | ns |
| | | 2 | 20 MHz < fмcк ≤ 24 MHz | 36/ fмск | | _ | | _ | | ns |
| | | | 16 MHz < fмcк ≤ 20 MHz | 32/ fмск | | _ | | _ | | ns |
| | | 8 MHz < f _{MCK} ≤ 16 MHz | 26/ fмск | | | | | | ns | |
| | | 4 MHz < f _{MCK} ≤ 8 MHz | 16/ fмск | | 16/ fмск | | _ | | ns | |
| | | | fмcк ≤ 4 MHz | 10/ fмск | | 10/ fмск | | 10/ fмск | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| | | Reference Voltage | |
|----------------------------|--------------------------------|-----------------------------|--------------------------------|
| | Reference voltage (+) = AVREFP | Reference voltage (+) = VDD | Reference voltage (+) = VBGR |
| Input channel | Reference voltage (–) = AVREFM | Reference voltage (-) = Vss | Reference voltage (–) = AVREFM |
| ANI0 to ANI14 | Refer to 2.6.1 (1) . | Refer to 2.6.1 (3) . | Refer to 2.6.1 (4) . |
| ANI16 to ANI26 | Refer to 2.6.1 (2) . | | |
| Internal reference voltage | Refer to 2.6.1 (1) . | | _ |
| Temperature sensor output | | | |
| voltage | | | |

(1) When reference voltage (+)= AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter | Symbol | Con | ditions | MIN. | TYP. | MAX. | Unit |
|--|-----------------|--|--|----------------------------|------|--------|------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | 1.8 V ≤ AV _{REFP} ≤ 5.5 V | | 1.2 | ±3.5 | LSB |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | $1.6~V \leq AV_{REFP} \leq 5.5~V^{\text{Note 4}}$ | | 1.2 | ±7.0 | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.125 | | 39 | μS |
| | | Target pin: ANI2 to | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.1875 | | 39 | μS |
| | | ANI14 | $1.8~V \leq V_{DD} \leq 5.5~V$ | 17 | | 39 | μS |
| | | | $1.6~V \leq V_{DD} \leq 5.5~V$ | 57 | | 95 | μS |
| | | 10-bit resolution | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.375 | | 39 | μS |
| | | Target pin: Internal | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.5625 | | 39 | μS |
| | | reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $2.4~V \leq V_{DD} \leq 5.5~V$ | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | Ezs | 10-bit resolution | 1.8 V ≤ AV _{REFP} ≤ 5.5 V | | | ±0.25 | %FSR |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | $1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$ | | | ±0.50 | %FSR |
| Full-scale error Notes 1, 2 | E _{FS} | 10-bit resolution | $1.8~V \leq AV_{REFP} \leq 5.5~V$ | | | ±0.25 | %FSR |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | $1.6~V \leq AV_{REFP} \leq 5.5~V^{\text{Note 4}}$ | | | ±0.50 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution | $1.8~V \leq AV_{REFP} \leq 5.5~V$ | | | ±2.5 | LSB |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | $1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$ | | | ±5.0 | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | $1.8~V \leq AV_{REFP} \leq 5.5~V$ | | | ±1.5 | LSB |
| | | $AV_{REFP} = V_{DD}^{Note 3}$ | $1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$ | | | ±2.0 | LSB |
| Analog input voltage | VAIN | ANI2 to ANI14 | | 0 | | AVREFP | V |
| | | Internal reference voltage (2.4 V \leq VDD \leq 5.5 V, HS | | V _{BGR} Note 5 | | V | |
| | | Temperature sensor outp (2.4 V \leq VDD \leq 5.5 V, HS | • | V _{TMPS25} Note 5 | | | V |

(Notes are listed on the next page.)



Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **3.1** to **3.10**.

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings ($T_A = 25$ °C) (1/2)

| Parameter | Symbols | Conditions | Ratings | Unit |
|------------------------|---------------------------------------|--|--|------|
| Supply voltage | V _{DD} | | -0.5 to +6.5 | ٧ |
| | EV _{DD0} , EV _{DD1} | EVDD0 = EVDD1 | -0.5 to +6.5 | V |
| | EVsso, EVss1 | EVsso = EVss1 | -0.5 to +0.3 | V |
| REGC pin input voltage | VIREGC | REGC | -0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1} | V |
| Input voltage | Vıı | P00 to P07, P10 to P17, P30 to P37, P40 to P47, | -0.3 to EV _{DD0} +0.3 | V |
| | | P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | and -0.3 to V _{DD} +0.3 ^{Note 2} | |
| | V _{I2} | P60 to P63 (N-ch open-drain) | -0.3 to +6.5 | V |
| | Vı3 | P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET | -0.3 to V _{DD} +0.3 ^{Note 2} | V |
| Output voltage | V _{O1} | P00 to P07, P10 to P17, P30 to P37, P40 to P47, | -0.3 to EV _{DD0} +0.3 | ٧ |
| | | P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | and -0.3 to V _{DD} +0.3 ^{Note 2} | |
| | V ₀₂ | P20 to P27, P150 to P156 | -0.3 to V _{DD} +0.3 Note 2 | ٧ |
| Analog input voltage | VAI1 | ANI16 to ANI26 | -0.3 to EV _{DD0} +0.3 and -0.3 to AV _{REF} (+) +0.3 $^{\text{Notes 2, 3}}$ | V |
| | V _{Al2} | ANI0 to ANI14 | -0.3 to V _{DD} +0.3 and -0.3 to AV _{REF} (+) +0.3 $^{\text{Notes 2, 3}}$ | V |

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. $AV_{REF}(+)$: + side reference voltage of the A/D converter.
 - 3. Vss : Reference voltage



 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V}) (3/5)$

| Items | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | |
|------------------------|------------------|--|--|----------------------|----------------------|----------------------|---|
| Input voltage, high | V _{IH1} | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer | 0.8EV _{DD0} | | EV _{DD0} | V |
| | V _{IH2} | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143 | TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 2.2 | | EV _{DD0} | ٧ |
| | | | TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V | 2.0 | | EV _{DD0} | V |
| | | | TTL input buffer 2.4 V ≤ EVDD0 < 3.3 V | 1.5 | | EV _{DD0} | V |
| | V _{IH3} | P20 to P27, P150 to P156 | | 0.7V _{DD} | | V _{DD} | V |
| | V _{IH4} | P60 to P63 | | 0.7EV _{DD0} | | 6.0 | V |
| | V _{IH5} | P121 to P124, P137, EXCLK, EXCLKS, RESET | | 0.8V _{DD} | | V _{DD} | V |
| Input voltage, low | V _{IL1} | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer | 0 | | 0.2EV _{DD0} | V |
| | VIL2 | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143 | TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V | 0 | | 0.8 | ٧ |
| | | | TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V | 0 | | 0.5 | V |
| | | | TTL input buffer 2.4 V ≤ EV _{DD0} < 3.3 V | 0 | | 0.32 | V |
| | V _{IL3} | P20 to P27, P150 to P156 | 0 | | 0.3V _{DD} | V | |
| | VIL4 | P60 to P63 | 0 | | 0.3EV _{DD0} | V | |
| | V _{IL5} | P121 to P124, P137, EXCLK, EXCL | 0 | | 0.2V _{DD} | V | |

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

5. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 20- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


UART mode connection diagram (during communication at different potential)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12. 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

| | | Description | | |
|------|--------------|-------------|--|--|
| Rev. | Date | Page | Summary | |
| 3.00 | Aug 02, 2013 | 81 | Modification of figure of AC Timing Test Points | |
| | | 81 | Modification of description and note 3 in (1) During communication at same potential (UART mode) | |
| | | 83 | Modification of description in (2) During communication at same potential (CSI mode) | |
| | | 84 | Modification of description in (3) During communication at same potential (CSI mode) | |
| | | 85 | Modification of description in (4) During communication at same potential (CSI mode) (1/2) | |
| | | 86 | Modification of description in (4) During communication at same potential (CSI mode) (2/2) | |
| | | 88 | Modification of table in (5) During communication at same potential (simplified I ² C mode) (1/2) | |
| | | 89 | Modification of table and caution in (5) During communication at same potential (simplified I ² C mode) (2/2) | |
| | | 91 | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) | |
| | | 92, 93 | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) | |
| | | 94 | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) | |
| | | 95 | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2) | |
| | | 96 | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2) | |
| | | 97 | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3) | |
| | | 98 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3) | |
| | | 99 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) | |
| | | 100 | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) | |
| | | 102 | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2) | |
| | | 103 | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2) | |
| | | 106 | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2) | |
| | | 107 | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (2/2) | |
| | | 109 | Addition of (1) I ² C standard mode | |
| | | 111 | Addition of (2) I ² C fast mode | |
| | | 112 | Addition of (3) I ² C fast mode plus | |
| | | 112 | Modification of IICA serial transfer timing | |
| | | 113 | Addition of table in 2.6.1 A/D converter characteristics | |
| | | 113 | Modification of description in 2.6.1 (1) | |
| | | 114 | Modification of notes 3 to 5 in 2.6.1 (1) | |
| | | 115 | Modification of description and notes 2, 4, and 5 in 2.6.1 (2) | |
| | | 116 | Modification of description and notes 3 and 4 in 2.6.1 (3) | |
| | | 117 | Modification of description and notes 3 and 4 in 2.6.1 (4) | |

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141