




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                                      |
| Core Processor             | RL78                                                                                                                                                                          |
| Core Size                  | 16-Bit                                                                                                                                                                        |
| Speed                      | 32MHz                                                                                                                                                                         |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                                                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                       |
| Number of I/O              | 34                                                                                                                                                                            |
| Program Memory Size        | 48KB (48K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 4K x 8                                                                                                                                                                        |
| RAM Size                   | 3K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V                                                                                                                                                                   |
| Data Converters            | A/D 10x8/10b                                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 48-LQFP                                                                                                                                                                       |
| Supplier Device Package    | 48-LFQFP (7x7)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gddfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gddfb-v0</a> |

Table 1-1. List of Ordering Part Numbers

(3/12)

| Pin count | Package                                          | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------|--------------------------------------------------|-------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 36 pins   | 36-pin plastic WFLGA<br>(4 × 4 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100CAALA#U0, R5F100CCALA#U0, R5F100CDALA#U0, R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0<br>R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CEALA#W0, R5F100CFALA#W0, R5F100CGALA#W0<br>R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CDGLA#U0, R5F100CEGLA#U0, R5F100CFGLA#U0, R5F100CGGLA#U0<br>R5F100CAGLA#W0, R5F100CCGLA#W0, R5F100CDGLA#W0, R5F100CEGLA#W0, R5F100CFGLA#W0, R5F100CGGLA#W0                                                                                                                                                                                                                                                                                                     |
|           |                                                  | Not mounted | A                             | R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CEALA#U0, R5F101CFALA#U0, R5F101CGALA#U0<br>R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CEALA#W0, R5F101CFALA#W0, R5F101CGALA#W0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 40 pins   | 40-pin plastic HWQFN<br>(6 × 6 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, R5F100EHANA#U0<br>R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0<br>R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0<br>R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0<br>R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0<br>R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 |
|           |                                                  | Not mounted | A                             | R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0, R5F101EHANA#U0<br>R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EEANA#W0, R5F101EFANA#W0, R5F101EGANA#W0, R5F101EHANA#W0<br>R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0, R5F101EEDNA#U0, R5F101EFDNA#U0, R5F101EGDNA#U0, R5F101EHDNA#U0<br>R5F101EADNA#W0, R5F101ECDNA#W0, R5F101EDDNA#W0, R5F101EEDNA#W0, R5F101EFDNA#W0, R5F101EGDNA#W0, R5F101EHDNA#W0                                                                                                                                                                                                                                     |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers

(5/12)


| Pin count | Package                                       | Data flash  | Fields of Application<br>Note | Ordering Part Number                                                                                                                                                                                                                                                                                                             |
|-----------|-----------------------------------------------|-------------|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 48 pins   | 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch) | Mounted     | A                             | R5F100GAAFB#V0, R5F100GCAFB#V0, R5F100GDAFB#V0, R5F100GEAFB#V0, R5F100GFAFB#V0, R5F100GGAFB#V0, R5F100GHAFB#V0, R5F100GJAFB#V0, R5F100GKAFB#V0, R5F100GLAFB#V0<br>R5F100GAAFB#X0, R5F100GCAFB#X0, R5F100GDAFB#X0, R5F100GEAFB#X0, R5F100GFAFB#X0, R5F100GGAFB#X0, R5F100GHAFB#X0, R5F100GJAFB#X0, R5F100GKAFB#X0, R5F100GLAFB#X0 |
|           |                                               |             | D                             | R5F100GADFB#V0, R5F100GCDFB#V0, R5F100GDDFB#V0, R5F100GEDFB#V0, R5F100GFDFB#V0, R5F100GGDFB#V0, R5F100GHDFB#V0, R5F100GJDFB#V0, R5F100GKDFB#V0, R5F100GLDFB#V0<br>R5F100GADFB#X0, R5F100GCDFB#X0, R5F100GDDFB#X0, R5F100GEDFB#X0, R5F100GFDFB#X0, R5F100GGDFB#X0, R5F100GHDFB#X0, R5F100GJDFB#X0, R5F100GKDFB#X0, R5F100GLDFB#X0 |
|           |                                               |             | G                             | R5F100GAGFB#V0, R5F100GCGFB#V0, R5F100GDGFB#V0, R5F100GEGFB#V0, R5F100GFGFB#V0, R5F100GGGFB#V0, R5F100GHGFB#V0, R5F100GJGFB#V0<br>R5F100GAGFB#X0, R5F100GCGFB#X0, R5F100GDGFB#X0, R5F100GEGFB#X0, R5F100GFGFB#X0, R5F100GGGFB#X0, R5F100GHGFB#X0, R5F100GJGFB#X0                                                                 |
|           |                                               | Not mounted | A                             | R5F101GAAFB#V0, R5F101GCAFB#V0, R5F101GDAFB#V0, R5F101GEAFB#V0, R5F101GFAFB#V0, R5F101GGAFB#V0, R5F101GHAFB#V0, R5F101GJAFB#V0, R5F101GKAFB#V0, R5F101GLAFB#V0<br>R5F101GAAFB#X0, R5F101GCAFB#X0, R5F101GDAFB#X0, R5F101GEAFB#X0, R5F101GFAFB#X0, R5F101GGAFB#X0, R5F101GHAFB#X0, R5F101GJAFB#X0, R5F101GKAFB#X0, R5F101GLAFB#X0 |
|           |                                               |             | D                             | R5F101GADFB#V0, R5F101GCDFB#V0, R5F101GDDFB#V0, R5F101GEDFB#V0, R5F101GFDFB#V0, R5F101GGDFB#V0, R5F101GHDFB#V0, R5F101GJDFB#V0, R5F101GKDFB#V0, R5F101GLDFB#V0<br>R5F101GADFB#X0, R5F101GCDFB#X0, R5F101GDDFB#X0, R5F101GEDFB#X0, R5F101GFDFB#X0, R5F101GGDFB#X0, R5F101GHDFB#X0, R5F101GJDFB#X0, R5F101GKDFB#X0, R5F101GLDFB#X0 |

**Note** For the fields of application, refer to **Figure 1-1 Part Number, Memory Size, and Package of RL78/G13**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

## 1.3.6 36-pin products

- 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



|   | A                         | B                              | C                                                 | D                                                     | E                               | F                               |   |
|---|---------------------------|--------------------------------|---------------------------------------------------|-------------------------------------------------------|---------------------------------|---------------------------------|---|
| 6 | P60/SCLA0                 | V <sub>DD</sub>                | P121/X1                                           | P122/X2/EXCLK                                         | P137/INTP0                      | P40/TOOL0                       | 6 |
| 5 | P62                       | P61/SDAA0                      | V <sub>SS</sub>                                   | REGC                                                  | RESET                           | P120/ANI19                      | 5 |
| 4 | P72/SO21                  | P71/SI21/<br>SDA21             | P14/RxD2/SI20/<br>SDA20/(SCLA0)/<br>(TI03)/(TO03) | P31/TI03/TO03/<br>INTP4/<br>PCLBUZ0                   | P00/TI00/TxD1                   | P01/TO00/RxD1                   | 4 |
| 3 | P50/INTP1/<br>SI11/SDA11  | P70/SCK21/<br>SCL21            | P15/PCLBUZ1/<br>SCK20/SCL20/<br>(TI02)/(TO02)     | P22/ANI2                                              | P20/ANI0/<br>AV <sub>REFP</sub> | P21/ANI1/<br>AV <sub>REFM</sub> | 3 |
| 2 | P30/INTP3/<br>SCK11/SCL11 | P16/TI01/TO01/<br>INTP5/(RxD0) | P12/SO00/<br>TxD0/TOOLTxD/<br>(TI05)/(TO05)       | P11/SI00/RxD0/<br>TOOLRxD/<br>SDA00/(TI06)/<br>(TO06) | P24/ANI4                        | P23/ANI3                        | 2 |
| 1 | P51/INTP2/<br>SO11        | P17/TI02/TO02/<br>(TxD0)       | P13/TxD2/<br>SO20/(SDAA0)/<br>(TI04)/(TO04)       | P10/SCK00/<br>SCL00/(TI07)/<br>(TO07)                 | P147/ANI18                      | P25/ANI5                        | 1 |
|   | A                         | B                              | C                                                 | D                                                     | E                               | F                               |   |


**Caution** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.3.7 40-pin products

- 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
- It is recommended to connect an exposed die pad to Vss.

## 1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)



- Cautions**
1. Make EV<sub>SS0</sub>, EV<sub>SS1</sub> pins the same potential as V<sub>SS</sub> pin.
  2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>DD0</sub>, EV<sub>DD1</sub> pins (EV<sub>DD0</sub> = EV<sub>DD1</sub>).
  3. Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1  $\mu$ F).

- Remarks**
1. For pin identification, see 1.4 Pin Identification.
  2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub>, EV<sub>DD0</sub> and EV<sub>DD1</sub> pins and connect the V<sub>SS</sub>, EV<sub>SS0</sub> and EV<sub>SS1</sub> pins to separate ground lines.
  3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 2. ELECTRICAL SPECIFICATIONS ( $T_A = -40$ to $+85^\circ\text{C}$ )

This chapter describes the following electrical specifications.

Target products A: Consumer applications  $T_A = -40$  to  $+85^\circ\text{C}$

R5F100xxAxx, R5F101xxAxx

D: Industrial applications  $T_A = -40$  to  $+85^\circ\text{C}$

R5F100xxDxx, R5F101xxDxx

G: Industrial applications when  $T_A = -40$  to  $+105^\circ\text{C}$  products is used in the range of  $T_A = -40$  to  $+85^\circ\text{C}$




R5F100xxGxx

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an  $EV_{DD0}$ ,  $EV_{DD1}$ ,  $EV_{SS0}$ , or  $EV_{SS1}$  pin, replace  $EV_{DD0}$  and  $EV_{DD1}$  with  $V_{DD}$ , or replace  $EV_{SS0}$  and  $EV_{SS1}$  with  $V_{SS}$ .
  3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.

- Notes**
1. Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>SS0</sub>, and EV<sub>SS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  2. When high-speed on-chip oscillator and subsystem clock are stopped.
  3. When high-speed system clock and subsystem clock are stopped.
  4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }32\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }16\text{ MHz}$
    - LS (low-speed main) mode:  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }8\text{ MHz}$
    - LV (low-voltage main) mode:  $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V} @ 1\text{ MHz to }4\text{ MHz}$

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  3. f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
  4. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



**CSI mode connection diagram (during communication at same potential)****CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)****CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**

- Remarks**
1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)
  2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)


(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)  
(1/3)(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter             | Symbol            | Conditions                                                                                                                                                         | HS (high-speed main) Mode  |      | LS (low-speed main) Mode   |      | LV (low-voltage main) Mode |      | Unit |
|-----------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|------|----------------------------|------|----------------------------|------|------|
|                       |                   |                                                                                                                                                                    | MIN.                       | MAX. | MIN.                       | MAX. | MIN.                       | MAX. |      |
| SCKp cycle time       | t <sub>KCY1</sub> | t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub><br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | 300                        |      | 1150                       |      | 1150                       |      | ns   |
|                       |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                                           | 500                        |      | 1150                       |      | 1150                       |      | ns   |
|                       |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                          | 1150                       |      | 1150                       |      | 1150                       |      | ns   |
| SCKp high-level width | t <sub>KH1</sub>  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                                           | t <sub>KCY1</sub> /2 – 75  |      | t <sub>KCY1</sub> /2 – 75  |      | t <sub>KCY1</sub> /2 – 75  |      | ns   |
|                       |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                                           | t <sub>KCY1</sub> /2 – 170 |      | t <sub>KCY1</sub> /2 – 170 |      | t <sub>KCY1</sub> /2 – 170 |      | ns   |
|                       |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                          | t <sub>KCY1</sub> /2 – 458 |      | t <sub>KCY1</sub> /2 – 458 |      | t <sub>KCY1</sub> /2 – 458 |      | ns   |
| SCKp low-level width  | t <sub>KL1</sub>  | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ                                           | t <sub>KCY1</sub> /2 – 12  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                       |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ                                           | t <sub>KCY1</sub> /2 – 18  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |
|                       |                   | 1.8 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note</sup> ,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                          | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | t <sub>KCY1</sub> /2 – 50  |      | ns   |

**Note** Use it with EV<sub>DD0</sub> ≥ V<sub>b</sub>.


**Caution** Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (When 20- to 52-pin products)/EV<sub>DD</sub> tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)


**CSI mode connection diagram (during communication at different potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  2. p: CSI number ( $p = 00, 01, 10, 20, 30, 31$ ), m: Unit number, n: Channel number ( $mn = 00, 01, 02, 10, 12, 13$ ), g: PIM and POM number ( $g = 0, 1, 4, 5, 8, 14$ )
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
m: Unit number, n: Channel number ( $mn = 00$ ))
  4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.  
Use other CSI for communication at different potential.

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks**
1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
  2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

(3) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) = V<sub>SS</sub> (ADREFM = 0), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

(T<sub>A</sub> = –40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V, Reference voltage (+) = V<sub>DD</sub>, Reference voltage (–) = V<sub>SS</sub>)

| Parameter                                      | Symbol            | Conditions                                                                                                                                 |                                                          | MIN.   | TYP. | MAX.              | Unit |
|------------------------------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|--------|------|-------------------|------|
| Resolution                                     | RES               |                                                                                                                                            |                                                          | 8      |      | 10                | bit  |
| Overall error <sup>Note 1</sup>                | AINL              | 10-bit resolution                                                                                                                          | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        | 1.2  | ±7.0              | LSB  |
|                                                |                   |                                                                                                                                            | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        | 1.2  | ±10.5             | LSB  |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: ANI0 to ANI14,<br>ANI16 to ANI26                                                                          | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 2.125  |      | 39                | μs   |
|                                                |                   |                                                                                                                                            | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 3.1875 |      | 39                | μs   |
|                                                |                   |                                                                                                                                            | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 17     |      | 39                | μs   |
|                                                |                   |                                                                                                                                            | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 57     |      | 95                | μs   |
| Conversion time                                | t <sub>CONV</sub> | 10-bit resolution<br>Target pin: Internal<br>reference voltage, and<br>temperature sensor output<br>voltage (HS (high-speed<br>main) mode) | 3.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 2.375  |      | 39                | μs   |
|                                                |                   |                                                                                                                                            | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 3.5625 |      | 39                | μs   |
|                                                |                   |                                                                                                                                            | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V                          | 17     |      | 39                | μs   |
| Zero-scale error <sup>Notes 1, 2</sup>         | E <sub>ZS</sub>   | 10-bit resolution                                                                                                                          | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |      | ±0.60             | %FSR |
|                                                |                   |                                                                                                                                            | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |      | ±0.85             | %FSR |
| Full-scale error <sup>Notes 1, 2</sup>         | E <sub>FS</sub>   | 10-bit resolution                                                                                                                          | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |      | ±0.60             | %FSR |
|                                                |                   |                                                                                                                                            | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |      | ±0.85             | %FSR |
| Integral linearity error <sup>Note 1</sup>     | ILE               | 10-bit resolution                                                                                                                          | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |      | ±4.0              | LSB  |
|                                                |                   |                                                                                                                                            | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |      | ±6.5              | LSB  |
| Differential linearity error <sup>Note 1</sup> | DLE               | 10-bit resolution                                                                                                                          | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                          |        |      | ±2.0              | LSB  |
|                                                |                   |                                                                                                                                            | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V<br><small>Note 3</small> |        |      | ±2.5              | LSB  |
| Analog input voltage                           | V <sub>AIN</sub>  | ANI0 to ANI14                                                                                                                              | 0                                                        |        |      | V <sub>DD</sub>   | V    |
|                                                |                   | ANI16 to ANI26                                                                                                                             | 0                                                        |        |      | EV <sub>DD0</sub> | V    |
|                                                |                   | Internal reference voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                                 | V <sub>BGR</sub> <sup>Note 4</sup>                       |        |      |                   | V    |
|                                                |                   | Temperature sensor output voltage<br>(2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V, HS (high-speed main) mode)                                          | V <sub>TMPS25</sub> <sup>Note 4</sup>                    |        |      |                   | V    |

**Notes** 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.

**LVD Detection Voltage of Interrupt & Reset Mode**(T<sub>A</sub> = -40 to +85°C, V<sub>PDR</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

| Parameter                | Symbol | Conditions                                                                                 |                              | MIN. | TYP. | MAX. | Unit |
|--------------------------|--------|--------------------------------------------------------------------------------------------|------------------------------|------|------|------|------|
| Interrupt and reset mode | VLVDA0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 0, falling reset voltage |                              | 1.60 | 1.63 | 1.66 | V    |
|                          | VLVDA1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.70 | 1.73 | 1.77 | V    |
|                          | VLVDA2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V    |
|                          | VLVDA3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | VLVDB0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 0, 1, falling reset voltage |                              | 1.80 | 1.84 | 1.87 | V    |
|                          | VLVDB1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|                          | VLVDB2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|                          | VLVDB3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
|                          | VLVDC0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 0, falling reset voltage |                              | 2.40 | 2.45 | 2.50 | V    |
|                          | VLVDC1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V    |
|                          | VLVDC2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V    |
|                          | VLVDC3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V    |
|                          | VLVDD0 | V <sub>POC2</sub> , V <sub>POC1</sub> , V <sub>POC0</sub> = 0, 1, 1, falling reset voltage |                              | 2.70 | 2.75 | 2.81 | V    |
|                          | VLVDD1 | LVIS1, LVIS0 = 1, 0                                                                        | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                          | VLVDD2 | LVIS1, LVIS0 = 0, 1                                                                        | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 2.90 | 2.96 | 3.02 | V    |
|                          | VLVDD3 | LVIS1, LVIS0 = 0, 0                                                                        | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V    |
|                          |        |                                                                                            | Falling interrupt voltage    | 3.90 | 3.98 | 4.06 | V    |

## 2.6.5 Power supply voltage rising slope characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                         | Symbol    | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|-----------|------------|------|------|------|------|
| Power supply voltage rising slope | $S_{VDD}$ |            |      |      | 54   | V/ms |


**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 2.4 AC Characteristics.

## 2.7 RAM Data Retention Characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

| Parameter                     | Symbol     | Conditions | MIN.                 | TYP. | MAX. | Unit |
|-------------------------------|------------|------------|----------------------|------|------|------|
| Data retention supply voltage | $V_{DDDR}$ |            | 1.46 <sup>Note</sup> |      | 5.5  | V    |

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



### 3.3.2 Supply current characteristics




(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD0} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = 0\text{ V}$ ) (1/2)

| Parameter                | Symbol           | Conditions                |                                     |                                                                       |                  |                         | MIN. | TYP. | MAX. | Unit          |
|--------------------------|------------------|---------------------------|-------------------------------------|-----------------------------------------------------------------------|------------------|-------------------------|------|------|------|---------------|
| Supply current<br>Note 1 | I <sub>DD1</sub> | Operating mode            | HS (high-speed main) mode<br>Note 5 | $f_{IH} = 32\text{ MHz}$<br>Note 3                                    | Basic operation  | $V_{DD} = 5.0\text{ V}$ |      | 2.1  |      | mA            |
|                          |                  |                           |                                     |                                                                       |                  | $V_{DD} = 3.0\text{ V}$ |      | 2.1  |      | mA            |
|                          |                  |                           |                                     |                                                                       | Normal operation | $V_{DD} = 5.0\text{ V}$ |      | 4.6  | 7.5  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | $V_{DD} = 3.0\text{ V}$ |      | 4.6  | 7.5  | mA            |
|                          |                  |                           |                                     | $f_{IH} = 24\text{ MHz}$<br>Note 3                                    | Normal operation | $V_{DD} = 5.0\text{ V}$ |      | 3.7  | 5.8  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | $V_{DD} = 3.0\text{ V}$ |      | 3.7  | 5.8  | mA            |
|                          |                  |                           |                                     | $f_{IH} = 16\text{ MHz}$<br>Note 3                                    | Normal operation | $V_{DD} = 5.0\text{ V}$ |      | 2.7  | 4.2  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | $V_{DD} = 3.0\text{ V}$ |      | 2.7  | 4.2  | mA            |
|                          |                  |                           | HS (high-speed main) mode<br>Note 5 | $f_{MX} = 20\text{ MHz}$<br>Note 2,<br>$V_{DD} = 5.0\text{ V}$        | Normal operation | Square wave input       |      | 3.0  | 4.9  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 3.2  | 5.0  | mA            |
|                          |                  |                           |                                     | $f_{MX} = 20\text{ MHz}$<br>Note 2,<br>$V_{DD} = 3.0\text{ V}$        | Normal operation | Square wave input       |      | 3.0  | 4.9  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 3.2  | 5.0  | mA            |
|                          |                  |                           |                                     | $f_{MX} = 10\text{ MHz}$<br>Note 2,<br>$V_{DD} = 5.0\text{ V}$        | Normal operation | Square wave input       |      | 1.9  | 2.9  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 1.9  | 2.9  | mA            |
|                          |                  |                           |                                     | $f_{MX} = 10\text{ MHz}$<br>Note 2,<br>$V_{DD} = 3.0\text{ V}$        | Normal operation | Square wave input       |      | 1.9  | 2.9  | mA            |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 1.9  | 2.9  | mA            |
|                          |                  | Subsystem clock operation |                                     | $f_{SUB} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = -40^\circ\text{C}$  | Normal operation | Square wave input       |      | 4.1  | 4.9  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 4.2  | 5.0  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{SUB} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +25^\circ\text{C}$  | Normal operation | Square wave input       |      | 4.1  | 4.9  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 4.2  | 5.0  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{SUB} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +50^\circ\text{C}$  | Normal operation | Square wave input       |      | 4.2  | 5.5  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 4.3  | 5.6  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{SUB} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +70^\circ\text{C}$  | Normal operation | Square wave input       |      | 4.3  | 6.3  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 4.4  | 6.4  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{SUB} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +85^\circ\text{C}$  | Normal operation | Square wave input       |      | 4.6  | 7.7  | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 4.7  | 7.8  | $\mu\text{A}$ |
|                          |                  |                           |                                     | $f_{SUB} = 32.768\text{ kHz}$<br>Note 4<br>$T_A = +105^\circ\text{C}$ | Normal operation | Square wave input       |      | 6.9  | 19.7 | $\mu\text{A}$ |
|                          |                  |                           |                                     |                                                                       |                  | Resonator connection    |      | 7.0  | 19.8 | $\mu\text{A}$ |

(Notes and Remarks are listed on the next page.)



**Minimum Instruction Execution Time during Main System Clock Operation****AC Timing Test Points****External System Clock Timing**

**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )**

| Parameter                     | Symbol              | Conditions                                                                                                                                                                               | HS (high-speed main) Mode                                |      | Unit |
|-------------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|------|------|
|                               |                     |                                                                                                                                                                                          | MIN.                                                     | MAX. |      |
| Data setup time (reception)   | $t_{\text{SU:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$\text{C}_b = 50\text{ pF}$ , $\text{R}_b = 2.7\text{ k}\Omega$  | $1/\text{f}_{\text{MCK}} + 340$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$\text{C}_b = 50\text{ pF}$ , $\text{R}_b = 2.7\text{ k}\Omega$     | $1/\text{f}_{\text{MCK}} + 340$<br><small>Note 2</small> |      | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$\text{C}_b = 100\text{ pF}$ , $\text{R}_b = 2.8\text{ k}\Omega$ | $1/\text{f}_{\text{MCK}} + 760$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$\text{C}_b = 100\text{ pF}$ , $\text{R}_b = 2.7\text{ k}\Omega$    | $1/\text{f}_{\text{MCK}} + 760$<br><small>Note 2</small> |      | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$\text{C}_b = 100\text{ pF}$ , $\text{R}_b = 5.5\text{ k}\Omega$    | $1/\text{f}_{\text{MCK}} + 570$<br><small>Note 2</small> |      | ns   |
| Data hold time (transmission) | $t_{\text{HD:DAT}}$ | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$\text{C}_b = 50\text{ pF}$ , $\text{R}_b = 2.7\text{ k}\Omega$  | 0                                                        | 770  | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$\text{C}_b = 50\text{ pF}$ , $\text{R}_b = 2.7\text{ k}\Omega$     | 0                                                        | 770  | ns   |
|                               |                     | $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,<br>$2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ ,<br>$\text{C}_b = 100\text{ pF}$ , $\text{R}_b = 2.8\text{ k}\Omega$ | 0                                                        | 1420 | ns   |
|                               |                     | $2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$ ,<br>$2.3\text{ V} \leq \text{V}_b \leq 2.7\text{ V}$ ,<br>$\text{C}_b = 100\text{ pF}$ , $\text{R}_b = 2.7\text{ k}\Omega$    | 0                                                        | 1420 | ns   |
|                               |                     | $2.4\text{ V} \leq \text{EV}_{\text{DD}0} < 3.3\text{ V}$ ,<br>$1.6\text{ V} \leq \text{V}_b \leq 2.0\text{ V}$ ,<br>$\text{C}_b = 100\text{ pF}$ , $\text{R}_b = 5.5\text{ k}\Omega$    | 0                                                        | 1215 | ns   |

**Notes** 1. The value must also be equal to or less than  $\text{f}_{\text{MCK}}/4$ .2. Set the  $\text{f}_{\text{MCK}}$  value to keep the hold time of  $\text{SCLr} = \text{"L"}$  and  $\text{SCLr} = \text{"H"}$ .



**Caution** Select the TTL input buffer and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SDAr}$  pin and the N-ch open drain output ( $\text{V}_{\text{DD}}$  tolerance (for the 20- to 52-pin products)/ $\text{EV}_{\text{DD}}$  tolerance (for the 64- to 100-pin products)) mode for the  $\text{SCLr}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$ , see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## 4.6 36-pin Products

R5F100CAALA, R5F100CCALA, R5F100CDALA, R5F100CEALA, R5F100CFALA, R5F100CGALA  
 R5F101CAALA, R5F101CCALA, R5F101CDALA, R5F101CEALA, R5F101CFALA, R5F101CGALA  
 R5F100CAGLA, R5F100CCGLA, R5F100CDGLA, R5F100CEGLA, R5F100CFGLA, R5F100CGGLA

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-WFLGA36-4x4-0.50 | PWLG0036KA-A | P36FC-50-AA4-2 | 0.023           |




(UNIT:mm)

| ITEM | DIMENSIONS |
|------|------------|
| D    | 4.00±0.10  |
| E    | 4.00±0.10  |
| w    | 0.20       |
| e    | 0.50       |
| A    | 0.69±0.07  |
| b    | 0.24±0.05  |
| x    | 0.05       |
| y    | 0.08       |
| y1   | 0.20       |
| ZD   | 0.75       |
| ZE   | 0.75       |

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA,  
 R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA  
 R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA,  
 R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA  
 R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA,  
 R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA  
 R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA,  
 R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA  
 R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA,  
 R5F100GHGNA, R5F100GJGNA

| JEITA Package code | RENESAS code | Previous code             | MASS(TYP.)[g] |
|--------------------|--------------|---------------------------|---------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PJN-A<br>P48K8-50-5B4-6 | 0.13          |



©2013 Renesas Electronics Corporation. All rights reserved.

R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB,  
 R5F100LKAFB, R5F100LLAFB  
 R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,  
 R5F101LJAFB, R5F101LKAFB, R5F101LLAFB  
 R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB,  
 R5F100LKDFB, R5F100LLDFB  
 R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LDFB, R5F101LGDFB, R5F101LHDFB,  
 R5F101LJDFB, R5F101LKDFB, R5F101LLDFB  
 R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB,  
 R5F100LJGFB

| JEITA Package Code   | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35            |

