

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100geafb-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1-1. List of Ordering Part Numbers


Pin count	Package	Data flash	Fields of	Ordering Part Number
			Application	
64 pins	64-pin plastic	Mounted	A	R5F100LCAFB#V0, R5F100LDAFB#V0, R5F100LEAFB#V0,
	LFQFP (10 × 10			R5F100LFAFB#V0, R5F100LGAFB#V0, R5F100LHAFB#V0,
	mm, 0.5 mm pitch)			R5F100LJAFB#V0, R5F100LKAFB#V0, R5F100LLAFB#V0
	min, 0.5 min pitch)			R5F100LCAFB#X0, R5F100LDAFB#X0, R5F100LEAFB#X0,
				R5F100LFAFB#X0, R5F100LGAFB#X0, R5F100LHAFB#X0,
				R5F100LJAFB#X0, R5F100LKAFB#X0, R5F100LLAFB#X0
			D	R5F100LCDFB#V0, R5F100LDDFB#V0, R5F100LEDFB#V0,
				R5F100LFDFB#V0, R5F100LGDFB#V0, R5F100LHDFB#V0,
				R5F100LJDFB#V0, R5F100LKDFB#V0, R5F100LLDFB#V0
				R5F100LCDFB#X0, R5F100LDDFB#X0, R5F100LEDFB#X0,
				R5F100LFDFB#X0, R5F100LGDFB#X0, R5F100LHDFB#X0,
				R5F100LJDFB#X0, R5F100LKDFB#X0, R5F100LLDFB#X0
			G	R5F100LCGFB#V0, R5F100LDGFB#V0, R5F100LEGFB#V0,
				R5F100LFGFB#V0
				R5F100LCGFB#X0, R5F100LDGFB#X0, R5F100LEGFB#X0,
				R5F100LFGFB#X0
				R5F100LGGFB#V0, R5F100LHGFB#V0, R5F100LJGFB#V0
			•	R5F100LGGFB#X0, R5F100LHGFB#X0, R5F100LJGFB#X0
		Not	A	R5F101LCAFB#V0, R5F101LDAFB#V0, R5F101LEAFB#V0,
		mounted		R5F101LFAFB#V0, R5F101LGAFB#V0, R5F101LHAFB#V0, R5F101LJAFB#V0, R5F101LKAFB#V0, R5F101LLAFB#V0
				R5F101LCAFB#X0, R5F101LRAFB#V0, R5F101LEAFB#X0, R5F101LCAFB#X0, R5F10LCAFB#X0, R5F10LCAFB
				R5F101LCAFB#X0, R5F101LDAFB#X0, R5F101LEAFB#X0, R5F101LFAFB#X0, R5F101LGAFB#X0, R5F101LHAFB#X0, R5F10LHAFB#X0, R5F10LHAFBXAFBXX0, R5F10LHAFBXAFAFAFX0, R5F10LHAFBXX0, R5F10LHAFAFAFX0, R
				R5F101LJAFB#X0, R5F101LGAFB#X0, R5F101LLAFB#X0,
			D	R5F101LCDFB#V0, R5F101LDDFB#V0, R5F101LLAFB#V0,
			D	R5F101LFDFB#V0, R5F101LGDFB#V0, R5F101LHDFB#V0,
				R5F101LJDFB#V0, R5F101LKDFB#V0, R5F101LLDFB#V0,
				R5F101LCDFB#X0, R5F101LDDFB#X0, R5F101LEDFB#X0,
				R5F101LFDFB#X0, R5F101LGDFB#X0, R5F101LHDFB#X0,
				R5F101LJDFB#X0, R5F101LKDFB#X0, R5F101LLDFB#X0,
	O4 sis statis	Maximate	A	R5F100LCABG#U0, R5F100LDABG#U0, R5F100LEABG#U0,
	64-pin plastic	Mounted		R5F100LFABG#U0, R5F100LGABG#U0, R5F100LHABG#U0,
	VFBGA			R5F100LJABG#U0
	$(4 \times 4 \text{ mm}, 0.4 \text{ mm})$			R5F100LCABG#W0, R5F100LDABG#W0, R5F100LEABG#W0,
	pitch)			R5F100LFABG#W0, R5F100LGABG#W0, R5F100LHABG#W0,
				R5F100LJABG#W0
			G	R5F100LCGBG#U0, R5F100LDGBG#U0, R5F100LEGBG#U0,
				R5F100LFGBG#U0, R5F100LGGBG#U0, R5F100LHGBG#U0,
				R5F100LJGBG#U0
				R5F100LCGBG#W0, R5F100LDGBG#W0, R5F100LEGBG#W0,
				R5F100LFGBG#W0, R5F100LGGBG#W0, R5F100LHGBG#W0,
				R5F100LJGBG#W0
		Not	А	R5F101LCABG#U0, R5F101LDABG#U0, R5F101LEABG#U0,
				R5F101LFABG#U0, R5F101LGABG#U0, R5F101LHABG#U0,
		mounted		R5F101LJABG#U0
				R5F101LCABG#W0, R5F101LDABG#W0, R5F101LEABG#W0,
				R5F101LFABG#W0, R5F101LGABG#W0, R5F101LHABG#W0,
				R5F101LJABG#W0

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.




1.5.3 25-pin products





1.5.14 128-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Юн1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Iol1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
	P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101,		P70 to P77, P80 to P87,	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins] [5	mA
Operating ambient	TA	In normal operati	on mode	-40 to +85	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (TA = 25°C) (2/2)

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -10.0 mA	EV _{DD0} - 1.5			V
		to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV _{DD0} - 0.7			V
		P140 to P147	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD0} - 0.6			V
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OH1}} = -1.5 \text{ mA}$	EV _{DD0} - 0.5			V
			$eq:logical_lo$	EV _{DD0} - 0.5			V
	Vон2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh2 = -100 μ A	V _{DD} - 0.5			V
Output voltage, low	Vol1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 20 \ mA \end{array}$			1.3	V
		P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.6	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$eq:local_$			0.4	V
			$eq:local_$			0.4	V
	Vol2	P20 to P27, P150 to P156	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{Iol2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60 to P63	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 15.0 \ \text{mA} \end{array}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 5.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
			$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 3.0 \ mA \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 2.0 \ mA \end{array}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 5.5 \text{ V},$ lol3 = 1.0 mA			0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	$f_{IH} = 32 \text{ MHz}^{Note 3}$	Basic	$V_{DD} = 5.0 V$		2.3		mA
Current		mode	speed main) mode ^{Note 5}		operation	$V_{\text{DD}} = 3.0 \text{ V}$		2.3		mA
			mode		Normal	V _{DD} = 5.0 V		5.2	8.5	mA
					operation	V _{DD} = 3.0 V		5.2	8.5	mA
				$f_{IH} = 24 \text{ MHz}^{Note 3}$	Normal	V _{DD} = 5.0 V		4.1	6.6	mA
					operation	V _{DD} = 3.0 V		4.1	6.6	mA
				fin = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		3.0	4.7	mA
				opera	operation	V _{DD} = 3.0 V		3.0	4.7	mA
			LS (low-	f _{IH} = 8 MHz ^{№te 3}	Normal	V _{DD} = 3.0 V		1.3	2.1	mA
			speed main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.3	2.1	mA
			LV (low- voltage main) mode	$f_{IH} = 4 \ MHz^{Note \ 3}$	Normal	$V_{DD} = 3.0 V$		1.3	1.8	mA
					operation	V _{DD} = 2.0 V		1.3	1.8	mA
			HS (high- speed main) mode ^{Note 5}	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.4	5.5	mA
				V _{DD} = 5.0 V	operation	Resonator connection		3.6	5.7	mA
				$f_{MX} = 20 \text{ MHz}^{Note 2},$	Normal	Square wave input		3.4	5.5	mA
				$V_{DD} = 3.0 V$	operation	Resonator connection		3.6	5.7	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal	Square wave input		2.1	3.2	mA
				$V_{DD} = 5.0 V$	operation	Resonator connection		2.1	3.2	mA
				$f_{MX} = 10 \text{ MHz}^{Note 2},$	Normal operation	Square wave input		2.1	3.2	mA
				$V_{DD} = 3.0 V$		Resonator connection		2.1	3.2	mA
			LS (low- speed main) mode ^{Note 5}	$f_{MX} = 8 \text{ MHz}^{Note 2},$	Normal operation Normal operation	Square wave input		1.2	2.0	mA
				$V_{DD} = 3.0 V$		Resonator connection		1.2	2.0	mA
				$f_{MX} = 8 \text{ MHz}^{Note 2},$		Square wave input		1.2	2.0	mA
				V _{DD} = 2.0 V		Resonator connection		1.2	2.0	mA
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.8	5.9	μA
			clock operation	Note 4 $T_A = -40^{\circ}C$	operation	Resonator connection		4.9	6.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		4.9	5.9	μA
				Note 4 $T_A = +25^{\circ}C$	operation	Resonator connection		5.0	6.0	μA
				fsuв = 32.768 kHz	Normal	Square wave input		5.0	7.6	μA
				Note 4	operation	Resonator connection		5.1	7.7	μA
				T _A = +50°C fsub = 32.768 kHz	Normal	Square wave input		5.2	9.3	μA
				Note 4	operation	Resonator connection		5.3	9.3 9.4	μA
				$T_A = +70^{\circ}C$	Nama	Company to the state of		F 7	10.0	
				fsub = 32.768 kHz Note 4	Normal operation	Square wave input Resonator connection		5.7 5.8	13.3 13.4	μA μA
				T _A = +85°C	.	TESUTIALUI CUTITIECUUT		5.0	13.4	μΑ

(Notes and Remarks are listed on the next page.)



(4) Peripheral Functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL ^{Note 1}				0.20		μA
RTC operating current	RTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	IT ^{Notes 1, 2, 4}				0.02		μA
Watchdog timer operating current	WDT Notes 1, 2, 5	f⊩ = 15 kHz			0.22		μA
A/D converter	ADC Notes 1, 6	When	Normal mode, $AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 V$		0.5	0.7	mA
A/D converter reference voltage current	ADREF ^{Note 1}				75.0		μA
Temperature sensor operating current	ITMPS ^{Note 1}				75.0		μA
LVD operating current	LVI Notes 1, 7				0.08		μA
Self- programming operating current	IFSP ^{Notes 1, 9}				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		1.20	1.44	mA
		CSI/UART opera	tion		0.70	0.84	mA

Notes 1. Current flowing to V_{DD} .

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.



Parameter	Symbol	Conditions			HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	tксү1 ≥ 4/fclk	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	125		500		1000		ns
			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	250		500		1000		ns
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	500		500		1000		ns
			$\begin{array}{l} 1.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	1000		1000		1000		ns
			$\begin{array}{l} 1.6 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$	—		1000		1000		ns
SCKp high-/low-level width	I tkh1, tkL1	$4.0~V \leq EV_{DD0} \leq 5.5~V$		tксү1/2 – 12		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү1/2 – 18		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү1/2 – 38		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$100 \leq 5.5 \text{ V}$	tксү1/2 – 100		tксү1/2 – 100		tксү1/2 – 100		ns
		$1.6 V \le EV_{DI}$	$500 \leq 5.5 \text{ V}$	—		tксү1/2 – 100		tксү1/2 – 100		ns
SIp setup time	tsik1	$4.0 V \le EV_{DI}$	$100 \leq 5.5 \text{ V}$	44		110		110		ns
(to SCKp↑) Note 1		$2.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$00 \leq 5.5 \text{ V}$	44		110		110		ns
		$2.4 V \le EV_{DI}$	$0.0 \leq 5.5 \text{ V}$	75		110		110		ns
		$1.8 V \le EV_{DI}$	$0.0 \leq 5.5 \text{ V}$	110		110		110		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$0.0 \leq 5.5 \text{ V}$	220		220		220		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DI}}$	5.5 V			220		220		ns
SIp hold time	tksi1	$1.7 \text{ V} \leq \text{EV}_{\text{DI}}$	5.5 V	19		19		19		ns
(from SCKp \uparrow) Note 2		$1.6 \text{ V} \leq \text{EV}_{\text{DI}}$	5.5 V	—		19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	$\begin{array}{l} 1.7 \ V \leq EV_{DI} \\ C = 30 \ pF^{\text{Note}} \end{array}$			25		25		25	ns
		$1.6 V \le EV_{DI}$ C = 30 pF ^{Note}			_		25		25	ns

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) ($T_4 = -40$ to $+85^{\circ}$ C, 1.6 V \leq EVppa = EVpp1 \leq Vpp \leq 5.5 V, Vss = EVssa = EVssa = 0 V)

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Parameter	Symbo I	Symbo Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		1/fмск+2 0		1/fмск+30		1/fмск+30		ns	
		1.8 V ≤ E	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			1/fмск+30		1/fмск+30		ns	
		1.7 V ≤ E				1/fмск+40		1/fмск+40		ns	
		1.6 V ≤	$EV_{DD0} \leq 5.5 V$			1/fмск+40		1/fмск+40		ns	
SIp hold time (from SCKp↑)	tksi2	1.8 V ≤ E	$V_{DD0} \leq 5.5 \text{ V}$	1/fмск+3 1		1/fмск+31		1/fмск+31		ns	
Note 2		1.7 V ≤ E	$.7~V \leq EV_{\text{DD0}} \leq 5.5~V$			1/fмск+ 250		1/fмск+ 250		ns	
		1.6 V		$EV_{DD0} \leq 5.5 V$	—		1/fмск+ 250		1/fмск+ 250		ns
Delay time from SCKp↓ to	tĸso2	tkso2	C = 30 pF ^{Note 4}	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$		2/f _{мск+} 44		2/f _{мск+} 110		2/f _{мск+} 110	ns
SOp output Note 3			$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$		2/fмск+ 75		2/fмск+ 110		2/fмск+ 110	ns	
			$\begin{array}{l} 1.8 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$		2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns	
		V		$\begin{array}{l} 1.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$		2/fмск+ 220		2/fмск+ 220		2/fмск+ 220	ns
			$\begin{array}{l} 1.6 \ V \leq EV_{\text{DD0}} \leq 5.5 \\ V \end{array}$		_		2/fмск+ 220		2/fмск+ 220	ns	

(4)	During communication at same potential (CSI mode) (slave mode, SCKp external clock input) (2/2)
	$(T_A = -40 \text{ to } \pm 85^{\circ}\text{C} = 1.6 \text{ V} \leq \text{EV}_{DD0} = \text{EV}_{DD1} \leq \text{V}_{DD1} \leq 5.5 \text{ V}_{D0} \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0.0 \text{ V}_{D1}$

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14)

fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



3. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- $\textbf{5.} \quad \textbf{Use it with } EV_{DD0} \geq V_{b}.$
- 6. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.


Expression for calculating the transfer rate when 1.8 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = $\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)





(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)

Parameter	Symbol	Conditions		h-speed Mode	``	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsikı	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \end{array}$	81		479		479		ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	177		479		479		ns
		$C_b=30 \text{ pF}, \text{R}_b=2.7 \text{k}\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	479		479		479		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
SIp hold time (from SCKp↑) ^{№te 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	19		19		19		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	19		19		19		ns
		C_b = 30 pF, R_b = 5.5 k Ω							
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$		100		100		100	ns
SOp output Note 1		C_b = 30 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$		195		195		195	ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$		483		483		483	ns
		C_b = 30 pF, R_b = 5.5 k Ω							

		5 5 V Voo - EVo	$ = EV_{oot} = 0.V$
$T_{A} = -40$ to +85°C,		j.j v, vss = ⊑vs	$s_0 = \Box v s s_1 = U v $

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


2. Use it with $EV_{DD0} \ge V_b$.

(Remarks are listed on the page after the next page.)




Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



2.8 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fclк	$1.8~V \leq V_{DD} \leq 5.5~V$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 years Ta = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

$(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \leq \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming			1,000,000	bps



- **Notes 1.** Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



3.4 AC Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсү	Main system clock (fmain)	HS (high-speed main) mode	$\frac{2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}}{2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}}$	0.03125 0.0625		1	μS μS
		· ·	operation 2.4 V≤V₀₀≤5.5 V operation 2.4 V≤V₀₀≤5.5 V		28.5	30.5	31.3	μs
		In the self	HS (high-speed	$2.7 V \le V_{DD} \le 5.5 V$	0.03125		1	μS
		programming mode		$2.4~V \leq V_{DD} < 2.7~V$	0.0625		1	μS
External system clock frequency	fex	$2.7 V \le V_{DD} \le$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		1.0		20.0	MHz
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$		1.0		16.0	MHz	
	fexs				32		35	kHz
External system clock input high-	texh, texl $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		≤ 5.5 V		24			ns
level width, low-level width		$2.4~V \leq V_{\text{DD}} < 2.7~V$		30			ns	
	texhs, texls			13.7			μS	
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟			1/fмск+10			ns ^{Note}	
TO00 to TO07, TO10 to TO17	fто	HS (high-spe	ed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
output frequency		main) mode	2.7 V	\leq EV _{DD0} < 4.0 V			8	MHz
			2.4 V	\leq EV _{DD0} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	ed 4.0 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			16	MHz
frequency		main) mode	2.7 V	$\leq EV_{DD0} < 4.0 V$			8	MHz
			2.4 V	$\leq EV_{DD0} < 2.7 V$			4	MHz
Interrupt input high-level width,	tintн,	INTP0	2.4 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	t intl	INTP1 to INT	P11 2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	1			μS
Key interrupt input low-level width	tкв	KR0 to KR7	2.4 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	250			ns
RESET low-level width	trsl				10			μs


Note The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$ $2.4V \le EV_{DD0} < 2.7 \text{ V}$: MIN. 125 ns

 $\label{eq:rescaled} \textbf{Remark} \quad \text{f_{MCK}: Timer array unit operation clock frequency}$


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{ HS (high-speed main) mode)}$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		$V_{\text{BGR}}{}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = Vss, the MAX. values are as follows. Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

3.6.2 Temperature sensor/internal reference voltage characteristics

(T_A = -40 to $+105^{\circ}$ C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvtmps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS




4.2 24-pin Products


R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN24-4x4-0.50	PWQN0024KE-A	P24K8-50-CAB-3	0.04


0

o









Referance	Dimen	sion in Mi	llimeters
Symbol	Min	Nom	Max
D	3.95	4.00	4.05
E	3.95	4.00	4.05
А			0.80
A ₁	0.00		
b	0.18	0.25	0.30
е		0.50	
Lp	0.30	0.40	0.50
х			0.05
у			0.05
ZD		0.75	
Z _E		0.75	
C ₂	0.15	0.20	0.25
D ₂		2.50	
E ₂		2.50	




R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG, R5F100LJABG

R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG, R5F101LJABG

R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG, R5F100LJGBG

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03



© 2012 Renesas Electronics Corporation. All rights reserved.



NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.