



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 34  |
| Program Memory Size        | 96KB (96K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 8K x 8  |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 10x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-LQFP   |
| Supplier Device Package    | 48-LFQFP (7x7)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gfafb-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gfafb-50</a> |

### 1.3.8 44-pin products

- 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)




**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

### 1.3.10 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




**Caution Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).**

**Remarks 1.** For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

### 1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



**Cautions** 1. Make EV<sub>SS0</sub> pin the same potential as V<sub>ss</sub> pin.

2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>VDD0</sub> pin.
3. Connect the REGC pin to V<sub>ss</sub> via a capacitor (0.47 to 1  $\mu$ F).


**Remarks** 1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>VDD0</sub> pins and connect the V<sub>ss</sub> and EV<sub>SS0</sub> pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

## 1.4 Pin Identification

|   |  |   |  |
|---|--|---|--|
| AN10 to AN14,                             |  | REGC:                                     | Regulator capacitance                          |
| AN16 to ANI26:                            | Analog input                                     | RESET:                                    | Reset  |
| AV <sub>REFM</sub> :                      | A/D converter reference potential (– side) input | RTC1HZ:                                   | Real-time clock correction clock (1 Hz) output |
| AV <sub>REFP</sub> :                      | A/D converter reference potential (+ side) input | RxD0 to RxD3:                             | Receive data                                   |
| EV <sub>VDD0</sub> , EV <sub>VDD1</sub> : | Power supply for port                            | SCK00, SCK01, SCK10, SCK11, SCK20, SCK21, |  |
| EV <sub>SS0</sub> , EV <sub>SS1</sub> :   | Ground for port                                  | SCLA0, SCLA1:                             | Serial clock input/output                      |
| EXCLK:                                    | External clock input (Main system clock)         | SCLA0, SCLA1, SCL00, SCL01, SCL10, SCL11, |  |
| EXCLKS:                                   | External clock input (Subsystem clock)           | SCL20, SCL21, SCL30, SCL31:               | Serial clock output                            |
| INTP0 to INTP11:                          | Interrupt request from peripheral                | SDAA0, SDAA1, SDA00, SDA01, SDA10, SDA11, |  |
| KR0 to KR7:                               | Key return                                       | SDA20, SDA21, SDA30, SDA31:               | Serial data input/output                       |
| P00 to P07:                               | Port 0   | SI00, SI01, SI10, SI11,                   |  |
| P10 to P17:                               | Port 1   | SI20, SI21, SI30, SI31:                   | Serial data input                              |
| P20 to P27:                               | Port 2   | SO00, SO01, SO10,                         |  |
| P30 to P37:                               | Port 3   | SO11, SO20, SO21,                         |  |
| P40 to P47:                               | Port 4   | SO30, SO31:                               | Serial data output                             |
| P50 to P57:                               | Port 5   | TI00 to TI07,                             |  |
| P60 to P67:                               | Port 6   | TI10 to TI17:                             | Timer input                                    |
| P70 to P77:                               | Port 7   | TO00 to TO07,                             |  |
| P80 to P87:                               | Port 8   | TO10 to TO17:                             | Timer output                                   |
| P90 to P97:                               | Port 9   | TOOL0:                                    | Data input/output for tool                     |
| P100 to P106:                             | Port 10  | TOOLRxD, TOOLTxD:                         | Data input/output for external device          |
| P110 to P117:                             | Port 11  | TxD0 to TxD3:                             | Transmit data                                  |
| P120 to P127:                             | Port 12  | V <sub>DD</sub> :                         | Power supply                                   |
| P130, P137:                               | Port 13  | V <sub>SS</sub> :                         | Ground   |
| P140 to P147:                             | Port 14  | X1, X2:                                   | Crystal oscillator (main system clock)         |
| P150 to P156:                             | Port 15  | XT1, XT2:                                 | Crystal oscillator (subsystem clock)           |
| PCLBUZ0, PCLBUZ1:                         | Programmable clock output/buzzer output          |   |  |

## 1.5.14 128-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

[40-pin, 44-pin, 48-pin, 52-pin, 64-pin products]

**Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.**

(1/2)

| Item                               | 40-pin  |   | 44-pin   |  | 48-pin   |  | 52-pin                   |          | 64-pin                   |          |  |  |  |  |  |  |  |  |  |
|------------------------------------|---|---|--|--|--|--|--------------------------|----------|--------------------------|----------|--|--|--|--|--|--|--|--|--|
|                                    | R5F100Ex  | R5F101Ex  | R5F100Fx   | R5F101Fx   | R5F100Gx   | R5F101Gx   | R5F100Jx                 | R5F101Jx | R5F100Lx                 | R5F101Lx |  |  |  |  |  |  |  |  |  |
| Code flash memory (KB)             | 16 to 192   |   | 16 to 512  |  | 16 to 512  |  | 32 to 512                |          | 32 to 512                |          |  |  |  |  |  |  |  |  |  |
| Data flash memory (KB)             | 4 to 8  | —   | 4 to 8   | —  | 4 to 8   | —  | 4 to 8                   | —        | 4 to 8                   | —        |  |  |  |  |  |  |  |  |  |
| RAM (KB)                           | 2 to 16 <sup>Note1</sup>  |   | 2 to 32 <sup>Note1</sup>   |  | 2 to 32 <sup>Note1</sup>                                   |  | 2 to 32 <sup>Note1</sup> |          | 2 to 32 <sup>Note1</sup> |          |  |  |  |  |  |  |  |  |  |
| Address space                      | 1 MB  |   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| Main system clock                  | High-speed system clock   | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (High-speed main) mode: 1 to 20 MHz ( $V_{DD} = 2.7$ to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD} = 2.4$ to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD} = 1.8$ to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD} = 1.6$ to 5.5 V) |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | High-speed on-chip oscillator   | HS (High-speed main) mode: 1 to 32 MHz ( $V_{DD} = 2.7$ to 5.5 V),<br>HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD} = 2.4$ to 5.5 V),<br>LS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD} = 1.8$ to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD} = 1.6$ to 5.5 V)   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| Subsystem clock                    | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)<br>32.768 kHz  |   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| Low-speed on-chip oscillator       | 15 kHz (TYP.)   |   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| General-purpose registers          | (8-bit register × 8) × 4 banks  |   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| Minimum instruction execution time | 0.03125 $\mu$ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation)<br>0.05 $\mu$ s (High-speed system clock: $f_{MX} = 20$ MHz operation)<br>30.5 $\mu$ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)   |   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| Instruction set                    | <ul style="list-style-type: none"> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul> |   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| I/O port                           | Total   | 36  | 40   | 44   | 48   | 58   |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | CMOS I/O  | 28<br>(N-ch O.D. I/O<br>[ $V_{DD}$ withstand voltage]: 10)  | 31<br>(N-ch O.D. I/O<br>[ $V_{DD}$ withstand voltage]: 10)   | 34<br>(N-ch O.D. I/O<br>[ $V_{DD}$ withstand voltage]: 11) | 38<br>(N-ch O.D. I/O<br>[ $V_{DD}$ withstand voltage]: 13) | 48<br>(N-ch O.D. I/O<br>[ $V_{DD}$ withstand voltage]: 15) |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | CMOS input  | 5   | 5  | 5  | 5  | 5  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | CMOS output   | —   | —  | 1  | 1  | 1  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | N-ch O.D. I/O<br>(withstand voltage: 6 V)   | 3   | 4  | 4  | 4  | 4  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
| Timer                              | 16-bit timer  | 8 channels  |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | Watchdog timer  | 1 channel   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | Real-time clock (RTC)   | 1 channel   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | 12-bit interval timer (IT)  | 1 channel   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | Timer output  | 4 channels (PWM outputs: 3 <sup>Note2</sup> ),<br>8 channels (PWM outputs: 7 <sup>Note2, Note3</sup> )  | 5 channels (PWM outputs: 4 <sup>Note2</sup> ),<br>8 channels (PWM outputs: 7 <sup>Note2, Note3</sup> ) | 8 channels (PWM outputs: 7 <sup>Note2</sup> )              |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |
|                                    | RTC output  | 1 channel<br>• 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)   |  |  |  |  |                          |          |                          |          |  |  |  |  |  |  |  |  |  |

**Notes** 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = E to G, J, L): Start address FEF00H

R5F100xJ, R5F101xJ (x = F, G, J, L): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

## 2.2 Oscillator Characteristics

### 2.2.1 X1, XT1 oscillator characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

| Parameter   | Resonator                               | Conditions                                     | MIN. | TYP.   | MAX. | Unit |
|---|---|--|------|--------|------|------|
| X1 clock oscillation frequency ( $f_x$ ) <sup>Note</sup>  | Ceramic resonator/<br>crystal resonator | $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ | 1.0  |        | 20.0 | MHz  |
|   |   | $2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$    | 1.0  |        | 16.0 | MHz  |
|   |   | $1.8 \text{ V} \leq V_{DD} < 2.4 \text{ V}$    | 1.0  |        | 8.0  | MHz  |
|   |   | $1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$    | 1.0  |        | 4.0  | MHz  |
| XT1 clock oscillation frequency ( $f_x$ ) <sup>Note</sup> | Crystal resonator                       |  | 32   | 32.768 | 35   | kHz  |

**Note** Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

**Caution** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Remark** When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

### 2.2.2 On-chip oscillator characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

| Oscillators  | Parameters | Conditions                   |  | MIN. | TYP. | MAX. | Unit |
|--|------------|------------------------------|--|------|------|------|------|
| High-speed on-chip oscillator clock frequency          | $f_{IH}$   |                              |  | 1    |      | 32   | MHz  |
| High-speed on-chip oscillator clock frequency accuracy |            | $-20$ to $+85^\circ\text{C}$ | $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ | -1.0 |      | +1.0 | %    |
|  |            |                              | $1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$    | -5.0 |      | +5.0 | %    |
|  |            | $-40$ to $-20^\circ\text{C}$ | $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ | -1.5 |      | +1.5 | %    |
|  |            |                              | $1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$    | -5.5 |      | +5.5 | %    |
| Low-speed on-chip oscillator clock frequency           | $f_{IL}$   |                              |  |      | 15   |      | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy  |            |                              |  | -15  |      | +15  | %    |

**Notes 1.** High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.

**2.** This indicates the oscillator characteristics only. Refer to AC Characteristics for instruction execution time.

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (3/5)

| Items               | Symbol    | Conditions   | MIN.  | TYP. | MAX.                 | Unit              |
|---------------------|-----------|--|---|------|----------------------|-------------------|
| Input voltage, high | $V_{IH1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer<br>0.8EV <sub>DD0</sub>                     |      | EV <sub>DD0</sub>    | V                 |
|                     | $V_{IH2}$ | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143  | TTL input buffer<br>4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V | 2.2  |                      | EV <sub>DD0</sub> |
|                     |           |  | TTL input buffer<br>3.3 V $\leq$ EV <sub>DD0</sub> < 4.0 V      | 2.0  |                      | EV <sub>DD0</sub> |
|                     |           |  | TTL input buffer<br>1.6 V $\leq$ EV <sub>DD0</sub> < 3.3 V      | 1.5  |                      | EV <sub>DD0</sub> |
|                     | $V_{IH3}$ | P20 to P27, P150 to P156   | 0.7V <sub>DD</sub>  |      | V <sub>DD</sub>      | V                 |
|                     | $V_{IH4}$ | P60 to P63   | 0.7EV <sub>DD0</sub>  |      | 6.0                  | V                 |
|                     | $V_{IH5}$ | P121 to P124, P137, EXCLK, EXCLKS, RESET   | 0.8V <sub>DD</sub>  |      | V <sub>DD</sub>      | V                 |
| Input voltage, low  | $V_{IL1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 | Normal input buffer<br>0  |      | 0.2EV <sub>DD0</sub> | V                 |
|                     | $V_{IL2}$ | P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143  | TTL input buffer<br>4.0 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V | 0    |                      | 0.8               |
|                     |           |  | TTL input buffer<br>3.3 V $\leq$ EV <sub>DD0</sub> < 4.0 V      | 0    |                      | 0.5               |
|                     |           |  | TTL input buffer<br>1.6 V $\leq$ EV <sub>DD0</sub> < 3.3 V      | 0    |                      | 0.32              |
|                     | $V_{IL3}$ | P20 to P27, P150 to P156   | 0   |      | 0.3V <sub>DD</sub>   | V                 |
|                     | $V_{IL4}$ | P60 to P63   | 0   |      | 0.3EV <sub>DD0</sub> | V                 |
|                     | $V_{IL5}$ | P121 to P124, P137, EXCLK, EXCLKS, RESET   | 0   |      | 0.2V <sub>DD</sub>   | V                 |

**Caution** The maximum value of  $V_{IH}$  of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ ) (5/5)

| Items                       | Symbol     | Conditions   |  | MIN.                             | TYP.                                  | MAX. | Unit          |     |           |
|-----------------------------|------------|--|--|----------------------------------|---------------------------------------|------|---------------|-----|-----------|
| Input leakage current, high | $I_{LIH1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 |  | $V_I = EV_{DD0}$                 |                                       | 1    | $\mu\text{A}$ |     |           |
|                             | $I_{LIH2}$ | P20 to P27, P137, P150 to P156, RESET  |  | $V_I = V_{DD}$                   |                                       | 1    | $\mu\text{A}$ |     |           |
|                             | $I_{LIH3}$ | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)   |  | $V_I = V_{DD}$                   | In input port or external clock input | 1    | $\mu\text{A}$ |     |           |
|                             |            |  |  |                                  |                                       | 10   | $\mu\text{A}$ |     |           |
| Input leakage current, low  | $I_{LIL1}$ | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 |  | $V_I = EV_{SS0}$                 |                                       | -1   | $\mu\text{A}$ |     |           |
|                             | $I_{LIL2}$ | P20 to P27, P137, P150 to P156, RESET  |  | $V_I = V_{SS}$                   |                                       | -1   | $\mu\text{A}$ |     |           |
|                             | $I_{LIL3}$ | P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)   |  | $V_I = V_{SS}$                   | In input port or external clock input | -1   | $\mu\text{A}$ |     |           |
|                             |            |  |  |                                  |                                       | -10  | $\mu\text{A}$ |     |           |
| On-chip pll-up resistance   | $R_u$      | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147 |  | $V_I = EV_{SS0}$ , In input port |                                       | 10   | 20            | 100 | $k\Omega$ |

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



## (4) Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                                      | Symbol                                   | Conditions                       |   | MIN. | TYP. | MAX.  | Unit |
|--|--|----------------------------------|---|------|------|-------|------|
| Low-speed on-chip oscillator operating current | I <sub>FIL</sub> <sup>Note 1</sup>       |                                  |   |      | 0.20 |       | μA   |
| RTC operating current                          | I <sub>RTC</sub><br>Notes 1, 2, 3        |                                  |   |      | 0.02 |       | μA   |
| 12-bit interval timer operating current        | I <sub>IT</sub> <sup>Notes 1, 2, 4</sup> |                                  |   |      | 0.02 |       | μA   |
| Watchdog timer operating current               | I <sub>WDT</sub><br>Notes 1, 2, 5        | f <sub>IL</sub> = 15 kHz         |   |      | 0.22 |       | μA   |
| A/D converter operating current                | I <sub>ADC</sub> <sup>Notes 1, 6</sup>   | When conversion at maximum speed | Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V   |      | 1.3  | 1.7   | mA   |
|  |  |                                  | Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V  |      | 0.5  | 0.7   | mA   |
| A/D converter reference voltage current        | I <sub>ADREF</sub> <sup>Note 1</sup>     |                                  |   |      | 75.0 |       | μA   |
| Temperature sensor operating current           | I <sub>TMPS</sub> <sup>Note 1</sup>      |                                  |   |      | 75.0 |       | μA   |
| LVD operating current                          | I <sub>LVI</sub> <sup>Notes 1, 7</sup>   |                                  |   |      | 0.08 |       | μA   |
| Self-programming operating current             | I <sub>FSPI</sub> <sup>Notes 1, 9</sup>  |                                  |   |      | 2.50 | 12.20 | mA   |
| BGO operating current                          | I <sub>BGO</sub> <sup>Notes 1, 8</sup>   |                                  |   |      | 2.50 | 12.20 | mA   |
| SNOOZE operating current                       | I <sub>SNOZ</sub> <sup>Note 1</sup>      | ADC operation                    | The mode is performed <sup>Note 10</sup>  |      | 0.50 | 0.60  | mA   |
|  |  |                                  | The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V |      | 1.20 | 1.44  | mA   |
|  |  | CSI/UART operation               |   |      | 0.70 | 0.84  | mA   |

**Notes** 1. Current flowing to V<sub>DD</sub>.

2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>RTC</sub>, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added. I<sub>DD2</sub> subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>IT</sub>, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer is in operation.

**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

- Remarks**
1.  $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance
  2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

## 2.6.4 LVD circuit characteristics

**LVD Detection Voltage of Reset Mode and Interrupt Mode** $(T_A = -40 \text{ to } +85^\circ\text{C}, V_{PDR} \leq V_{DD} \leq 5.5 \text{ V}, V_{SS} = 0 \text{ V})$ 

| Parameter            | Symbol      | Conditions             | MIN. | TYP. | MAX. | Unit          |
|----------------------|-------------|------------------------|------|------|------|---------------|
| Detection voltage    | $V_{LVD0}$  | Power supply rise time | 3.98 | 4.06 | 4.14 | V             |
|                      |             | Power supply fall time | 3.90 | 3.98 | 4.06 | V             |
|                      | $V_{LVD1}$  | Power supply rise time | 3.68 | 3.75 | 3.82 | V             |
|                      |             | Power supply fall time | 3.60 | 3.67 | 3.74 | V             |
|                      | $V_{LVD2}$  | Power supply rise time | 3.07 | 3.13 | 3.19 | V             |
|                      |             | Power supply fall time | 3.00 | 3.06 | 3.12 | V             |
|                      | $V_{LVD3}$  | Power supply rise time | 2.96 | 3.02 | 3.08 | V             |
|                      |             | Power supply fall time | 2.90 | 2.96 | 3.02 | V             |
|                      | $V_{LVD4}$  | Power supply rise time | 2.86 | 2.92 | 2.97 | V             |
|                      |             | Power supply fall time | 2.80 | 2.86 | 2.91 | V             |
|                      | $V_{LVD5}$  | Power supply rise time | 2.76 | 2.81 | 2.87 | V             |
|                      |             | Power supply fall time | 2.70 | 2.75 | 2.81 | V             |
|                      | $V_{LVD6}$  | Power supply rise time | 2.66 | 2.71 | 2.76 | V             |
|                      |             | Power supply fall time | 2.60 | 2.65 | 2.70 | V             |
|                      | $V_{LVD7}$  | Power supply rise time | 2.56 | 2.61 | 2.66 | V             |
|                      |             | Power supply fall time | 2.50 | 2.55 | 2.60 | V             |
|                      | $V_{LVD8}$  | Power supply rise time | 2.45 | 2.50 | 2.55 | V             |
|                      |             | Power supply fall time | 2.40 | 2.45 | 2.50 | V             |
|                      | $V_{LVD9}$  | Power supply rise time | 2.05 | 2.09 | 2.13 | V             |
|                      |             | Power supply fall time | 2.00 | 2.04 | 2.08 | V             |
|                      | $V_{LVD10}$ | Power supply rise time | 1.94 | 1.98 | 2.02 | V             |
|                      |             | Power supply fall time | 1.90 | 1.94 | 1.98 | V             |
|                      | $V_{LVD11}$ | Power supply rise time | 1.84 | 1.88 | 1.91 | V             |
|                      |             | Power supply fall time | 1.80 | 1.84 | 1.87 | V             |
|                      | $V_{LVD12}$ | Power supply rise time | 1.74 | 1.77 | 1.81 | V             |
|                      |             | Power supply fall time | 1.70 | 1.73 | 1.77 | V             |
|                      | $V_{LVD13}$ | Power supply rise time | 1.64 | 1.67 | 1.70 | V             |
|                      |             | Power supply fall time | 1.60 | 1.63 | 1.66 | V             |
| Minimum pulse width  | $t_{LW}$    |                        | 300  |      |      | $\mu\text{s}$ |
| Detection delay time |             |                        |      |      | 300  | $\mu\text{s}$ |

### 3.4 AC Characteristics

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Items  | Symbol                                | Conditions                                       |                                   |                                   | MIN.                   | TYP. | MAX. | Unit               |  |
|--|---------------------------------------|--|-----------------------------------|-----------------------------------|------------------------|------|------|--------------------|--|
| Instruction cycle (minimum instruction execution time)             | T <sub>CY</sub>                       | Main system clock (f <sub>MAIN</sub> ) operation | HS (high-speed main) mode         | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V   | 0.03125                |      | 1    | μs                 |  |
|  |                                       |  |                                   | 2.4 V ≤ V <sub>DD</sub> < 2.7 V   | 0.0625                 |      | 1    | μs                 |  |
|  |                                       | Subsystem clock (f <sub>SUB</sub> ) operation    |                                   | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V   | 28.5                   | 30.5 | 31.3 | μs                 |  |
|  |                                       | In the self programming mode                     | HS (high-speed main) mode         | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V   | 0.03125                |      | 1    | μs                 |  |
|  |                                       |  |                                   | 2.4 V ≤ V <sub>DD</sub> < 2.7 V   | 0.0625                 |      | 1    | μs                 |  |
| External system clock frequency                                    | f <sub>EX</sub>                       | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                  |                                   |                                   | 1.0                    |      | 20.0 | MHz                |  |
|  |                                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |                                   |                                   | 1.0                    |      | 16.0 | MHz                |  |
|  | f <sub>EXS</sub>                      |  |                                   |                                   | 32                     |      | 35   | kHz                |  |
| External system clock input high-level width, low-level width      | t <sub>EXH</sub> , t <sub>EXL</sub>   | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                  |                                   |                                   | 24                     |      |      | ns                 |  |
|  |                                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |                                   |                                   | 30                     |      |      | ns                 |  |
|  | t <sub>EXHS</sub> , t <sub>EXLS</sub> |  |                                   |                                   | 13.7                   |      |      | μs                 |  |
| TI00 to TI07, TI10 to TI17 input high-level width, low-level width | t <sub>TIH</sub> , t <sub>TIL</sub>   |  |                                   |                                   | 1/f <sub>MCK</sub> +10 |      |      | ns <sup>Note</sup> |  |
| TO00 to TO07, TO10 to TO17 output frequency                        | f <sub>TO</sub>                       | HS (high-speed main) mode                        | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                                   |                        |      | 16   | MHz                |  |
|  |                                       |  | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |                                   |                        |      | 8    | MHz                |  |
|  |                                       |  | 2.4 V ≤ EV <sub>DD0</sub> < 2.7 V |                                   |                        |      | 4    | MHz                |  |
| PCLBUZ0, PCLBUZ1 output frequency                                  | f <sub>PCL</sub>                      | HS (high-speed main) mode                        | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V |                                   |                        |      | 16   | MHz                |  |
|  |                                       |  | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V |                                   |                        |      | 8    | MHz                |  |
|  |                                       |  | 2.4 V ≤ EV <sub>DD0</sub> < 2.7 V |                                   |                        |      | 4    | MHz                |  |
| Interrupt input high-level width, low-level width                  | t <sub>INTH</sub> , t <sub>INTL</sub> | INTP0  |                                   | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V   | 1                      |      |      | μs                 |  |
|  |                                       | INTP1 to INTP11                                  |                                   | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1                      |      |      | μs                 |  |
| Key interrupt input low-level width                                | t <sub>KR</sub>                       | KR0 to KR7                                       |                                   | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 250                    |      |      | ns                 |  |
| RESET low-level width  | t <sub>RS</sub>                       |  |                                   |                                   | 10                     |      |      | μs                 |  |

**Note** The following conditions are required for low voltage interface when EV<sub>DD0</sub> < V<sub>DD</sub>

2.4V ≤ EV<sub>DD0</sub> < 2.7 V : MIN. 125 ns

**Remark** f<sub>MCK</sub>: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter   | Symbol                                 | Conditions                             |                                   | HS (high-speed main) Mode |      | Unit |
|---|--|--|-----------------------------------|---------------------------|------|------|
|   |  |  |                                   | MIN.                      | MAX. |      |
| SCKp cycle time   | t <sub>KCY1</sub>                      | t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub> | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 250                       |      | ns   |
|   |  |  | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 500                       |      | ns   |
| SCKp high-/low-level width  | t <sub>KH1</sub> ,<br>t <sub>KL1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      |                                   | t <sub>KCY1</sub> /2 – 24 |      | ns   |
|   |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      |                                   | t <sub>KCY1</sub> /2 – 36 |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      |                                   | t <sub>KCY1</sub> /2 – 76 |      | ns   |
| Slp setup time (to SCKp↑) <sup>Note 1</sup>                       | t <sub>SIK1</sub>                      | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      |                                   | 66                        |      | ns   |
|   |  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      |                                   | 66                        |      | ns   |
|   |  | 2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V      |                                   | 113                       |      | ns   |
| Slp hold time (from SCKp↑) <sup>Note 2</sup>                      | t <sub>SIH1</sub>                      |  |                                   | 38                        |      | ns   |
| Delay time from SCKp↓ to SO <sub>p</sub> output <sup>Note 3</sup> | t <sub>KSO1</sub>                      | C = 30 pF <sup>Note 4</sup>            |                                   |                           | 50   | ns   |

- Notes**
- When DAP<sub>MN</sub> = 0 and CKP<sub>MN</sub> = 0, or DAP<sub>MN</sub> = 1 and CKP<sub>MN</sub> = 1. The Slp setup time becomes “to SCKp↓” when DAP<sub>MN</sub> = 0 and CKP<sub>MN</sub> = 1, or DAP<sub>MN</sub> = 1 and CKP<sub>MN</sub> = 0.
  - When DAP<sub>MN</sub> = 0 and CKP<sub>MN</sub> = 0, or DAP<sub>MN</sub> = 1 and CKP<sub>MN</sub> = 1. The Slp hold time becomes “from SCKp↓” when DAP<sub>MN</sub> = 0 and CKP<sub>MN</sub> = 1, or DAP<sub>MN</sub> = 1 and CKP<sub>MN</sub> = 0.
  - When DAP<sub>MN</sub> = 0 and CKP<sub>MN</sub> = 0, or DAP<sub>MN</sub> = 1 and CKP<sub>MN</sub> = 1. The delay time to SO<sub>p</sub> output becomes “from SCKp↑” when DAP<sub>MN</sub> = 0 and CKP<sub>MN</sub> = 1, or DAP<sub>MN</sub> = 1 and CKP<sub>MN</sub> = 0.
  - C is the load capacitance of the SCKp and SO<sub>p</sub> output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
- p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),  
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
  - f<sub>MCK</sub>: Serial array unit operation clock frequency  
(Operation clock to be set by the CKS<sub>MN</sub> bit of serial mode register mn (SMR<sub>MN</sub>). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/3)**

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>ss</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter  | Symbol            | Conditions  | HS (high-speed main) Mode |      | Unit |
|--|-------------------|---|---------------------------|------|------|
|  |                   |   | MIN.                      | MAX. |      |
| Slp setup time<br>(to SCKp↑) <sup>Note</sup>                       | t <sub>SIK1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | 162                       |      | ns   |
|  |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ | 354                       |      | ns   |
|  |                   | 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 958                       |      | ns   |
| Slp hold time<br>(from SCKp↑) <sup>Note</sup>                      | t <sub>KSI1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | 38                        |      | ns   |
|  |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ | 38                        |      | ns   |
|  |                   | 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ | 38                        |      | ns   |
| Delay time from SCKp↓ to<br>SO <sub>p</sub> output <sup>Note</sup> | t <sub>KSO1</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ |                           | 200  | ns   |
|  |                   | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ |                           | 390  | ns   |
|  |                   | 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ |                           | 966  | ns   |

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

| Parameter                     | Symbol              | Conditions  | HS (high-speed main) Mode                         |      | Unit |
|-------------------------------|---------------------|---|---|------|------|
|                               |                     |   | MIN.  | MAX. |      |
| Data setup time (reception)   | t <sub>SU:DAT</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ  | 1/f <sub>MCK</sub> + 340<br><small>Note 2</small> |      | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ  | 1/f <sub>MCK</sub> + 340<br><small>Note 2</small> |      | ns   |
|                               |                     | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ | 1/f <sub>MCK</sub> + 760<br><small>Note 2</small> |      | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ | 1/f <sub>MCK</sub> + 760<br><small>Note 2</small> |      | ns   |
|                               |                     | 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 1/f <sub>MCK</sub> + 570<br><small>Note 2</small> |      | ns   |
| Data hold time (transmission) | t <sub>HD:DAT</sub> | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ  | 0   | 770  | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ  | 0   | 770  | ns   |
|                               |                     | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ | 0   | 1420 | ns   |
|                               |                     | 2.7 V ≤ EV <sub>DD0</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ | 0   | 1420 | ns   |
|                               |                     | 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ | 0   | 1215 | ns   |

**Notes** 1. The value must also be equal to or less than f<sub>MCK</sub>/4.2. Set the f<sub>MCK</sub> value to keep the hold time of SCL<sub>r</sub> = "L" and SCL<sub>r</sub> = "H".


**Caution** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SCL<sub>r</sub> pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## 4.2 24-pin Products

R5F1007AANA, R5F1007CANA, R5F1007DANA, R5F1007EANA  
 R5F1017AANA, R5F1017CANA, R5F1017DANA, R5F1017EANA  
 R5F1007ADNA, R5F1007CDNA, R5F1007DDNA, R5F1007EDNA  
 R5F1017ADNA, R5F1017CDNA, R5F1017DDNA, R5F1017EDNA  
 R5F1007AGNA, R5F1007CGNA, R5F1007DGNA, R5F1007EGNA


| JEITA Package code | RENESAS code | Previous code  | MASS(TYP.)[g] |
|--------------------|--------------|----------------|---------------|
| P-HWQFN24-4x4-0.50 | PWQN0024KE-A | P24K8-50-CAB-3 | 0.04          |





#### 4.4 30-pin Products

R5F100AAASP, R5F100ACASP, R5F100ADASP, R5F100AEASP, R5F100AFASP, R5F100AGASP  
 R5F101AAASP, R5F101ACASP, R5F101ADASP, R5F101AEASP, R5F101AFASP, R5F101AGASP  
 R5F100AADSP, R5F100ACDSP, R5F100ADDSP, R5F100AEDSP, R5F100AFDSP, R5F100AGDSP  
 R5F101AADSP, R5F101ACDSP, R5F101ADDSP, R5F101AEDSP, R5F101AFDSP, R5F101AGDSP  
 R5F100AAGSP, R5F100ACGSP, R5F100ADGSP, R5F100AEGSP, R5F100AFGSP, R5F100AGGSP


| JEITA Package Code  | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LSSOP30-0300-0.65 | PLSP0030JB-B | S30MC-65-5A4-3 | 0.18            |



detail of lead end

**NOTE**

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.




| ITEM | MILLIMETERS                            |
|------|--|
| A    | 9.85±0.15                              |
| B    | 0.45 MAX.                              |
| C    | 0.65 (T.P.)                            |
| D    | 0.24 <sup>+0.08</sup> <sub>-0.07</sub> |
| E    | 0.1±0.05                               |
| F    | 1.3±0.1                                |
| G    | 1.2                                    |
| H    | 8.1±0.2                                |
| I    | 6.1±0.2                                |
| J    | 1.0±0.2                                |
| K    | 0.17±0.03                              |
| L    | 0.5                                    |
| M    | 0.13                                   |
| N    | 0.10                                   |
| P    | 3° <sup>+5°</sup> <sub>-3°</sub>       |
| T    | 0.25                                   |
| U    | 0.6±0.15                               |

©2012 Renesas Electronics Corporation. All rights reserved.

#### 4.7 40-pin Products

R5F100EAANA, R5F100ECANA, R5F100EDANA, R5F100EEANA, R5F100EFANA, R5F100EGANA, R5F100EHANA  
 R5F101EAANA, R5F101ECANA, R5F101EDANA, R5F101EEANA, R5F101EFANA, R5F101EGANA, R5F101EHANA  
 R5F100EADNA, R5F100ECDNA, R5F100EDDNA, R5F100EEDNA, R5F100EFDNA, R5F100EGDNA,  
 R5F100EHDNA  
 R5F101EADNA, R5F101ECDNA, R5F101EDDNA, R5F101EEDNA, R5F101EFDNA, R5F101EGDNA,  
 R5F101EHDNA  
 R5F100EAGNA, R5F100ECGNA, R5F100EDGNA, R5F100EEGNA, R5F100EFGNA, R5F100EGGNA,  
 R5F100EHGNA

| JEITA Package code | RENESAS code | Previous code  | MASS (TYP) [g] |
|--------------------|--------------|----------------|----------------|
| P-HWQFN40-6x6-0.50 | PWQN0040KC-A | P40K8-50-4B4-5 | 0.09           |




©2013 Renesas Electronics Corporation. All rights reserved.

## 4.14 128-pin Products

R5F100SHAFB, R5F100SJAFB, R5F100SKAFB, R5F100SLAFB  
 R5F101SHAFB, R5F101SJAFB, R5F101SKAFB, R5F101SLAFB  
 R5F100SHDFB, R5F100SJDFB, R5F100SKDFB, R5F100SLDFB  
 R5F101SHDFB, R5F101SJDFB, R5F101SKDFB, R5F101SLDFB

| JEITA Package Code    | RENESAS Code | Previous Code   | MASS (TYP.) [g] |
|-----------------------|--------------|-----------------|-----------------|
| P-LFQFP128-14x20-0.50 | PLQP0128KD-A | P128GF-50-GBP-1 | 0.92            |



©2012 Renesas Electronics Corporation. All rights reserved.