



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 10x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f100gfafb-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 List of Part Numbers





- **Notes** 1. Products only for "A: Consumer applications ($T_A = -40$ to $+85^{\circ}C$)", and "G: Industrial applications ($T_A = -40$ to $+105^{\circ}C$)"
 - **2.** Products only for "A: Consumer applications ($T_A = -40$ to $+85^{\circ}C$)", and "D: Industrial applications ($T_A = -40$ to $+85^{\circ}C$)"



Table 1-1. List of Ordering Part Numbers

Pin count Package Data flash Application Net Fields of Application Net Ordering Part Number 36 pins 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) Mounted A R5F100CAALA#U0, R5F100CCALA#U0, R5F100CCALA#U0, R5F100CALA#W0, R5F100CCALA#W0, R5F100CCALA#W0, R5F100CALA#W0, R5F100CCALA#W0, R5F100CCGLA#W0, R5F100CALA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#U0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#U0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F101CDALA#W0, R5F101CAALA#0, R5F101CCALA#W0, R5F101CDALA#U0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CGALA#W0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CGALA#W0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CGALA#W0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CGALA#W0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100ECANA#U0, R5F100ECANA#W0, R5F100EDANA#U0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F
count Application two 36 pins 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) Mounted A R5F100CALA#U0, R5F100CCALA#U0, R5F100CCALA#U0, R5F100CCALA#W0, R5F100CCALA#W0, R5F100CCALA#W0, R5F100CCALA#W0, R5F100CCGLA#W0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F101CCALA#U0, R5F101CCALA#U, R5F101CCALA#W0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CCALA#W0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CCALA#W0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CCALA#W0, R5F101CCALA#U0, R5F101CCALA#W0, R5F101CCALA#U0, R5F100ECANA#U0, R5F101CCALA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#W0, R5F100ECANA#U0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECAN
Mome Mounted A R5F100CALA#U0, R5F100CCALA#U0, R5F100CCALA#U0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCALA#U0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCALA#V0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F100CCGLA#V0, R5F101CCALA#U0, R5F101CCALA#V0, R5F101CALA#V0, R5F101CCALA#V0, R5F101CCALA#V0, R5F101CALA#V0, R5F101CCALA#V0, R5F101CCALA#V0, R5F101CCALA#V0, R5F101CCALA#V0, R5F101CCALA#V0, R5F100EANA#V0, R5F101CCALA#V0, R5F100ECANA#V0, R5F100EANA#V0, R5F100ECANA#V0, R5F100ECANA#V0, R5F100EANA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100EANA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100EDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100EDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100EDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100ECDNA#V0, R5F100EC
36 pins 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch) Mounted A RSF100CALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCALA#U0, RSF100CCGLA#U0, RSF100CCGALA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF100CCGLA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#U0, RSF101CCALA#W0, RSF101CCALA#U0, RSF101CCALA#W0, RSF101CCALA#U0, RSF101CCALA#W0, RSF100CCANA#U0, RSF100CCANA#U0, RSF100CCANA#U0, RSF
(4 × 4 mm, 0.5 mm pitch) R5F100CEALA#U0, R5F100CFALA#U0, R5F100CGALA#U0 R5F100CCALA#W0, R5F100CGALA#W0, R5F100CGALA#W0 R5F100CGALA#W0, R5F100CGALA#W0, R5F100CGALA#W0 R5F100CGALA#U0, R5F100CGALA#U0, R5F100CGALA#U0, R5F100CGALA#W0, R5F100CGALA#U0, R5F100CGALA#U0, R5F100CGALA#W0, R5F100CGALA#U0, R5F100CGALA#U0, R5F100CGALA#W0, R5F100CGALA#U0, R5F100CGALA#U0, R5F100CGALA#W0, R5F100CGALA#U0, R5F100CGALA#U0, R5F101CCALA#W0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CCALA#U0, R5F101CGALA#U0, R5F101CCALA#W0, R5F101CGALA#U0, R5F101CGALA#W0, R5F101CGALA#U0, R5F101CGALA#W0, R5F101CGALA#U0, R5F101CGALA#W0, R5F101CGALA#U0, R5F101CGALA#W0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EANA#U0, R5F100EGANA#U0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#U0, R5F100EDANA#W0, R5F100ECANA#W0, R5F100EGANA#U0, R5F100EDANA#W0, R5F100ECANA#W0, R5F100EGANA#U0, R5F100EDANA#W0, R5F100ECANA#W0, R5F100EGANA#U0, R5F100EDANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EDANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EGNA#W0, R5F100ECDNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA
pitch) R5F100CAALA#W0, R5F100CCALA#W0, R5F100CDALA#W0, R5F100CDALA#W0, R5F100CCALA#W0, R5F100CDGLA#U0, R5F101CDALA#U0, R5F100EDANA#U0,
40 pins 40-pin plastic HWQFN Mounted A R5F100CACLA#W0, R5F100CGLA#W0, R5F100CGLA#W0, R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F100CCGLA#W0, R5F101CAALA#U0, R5F101CCALA#U0, R5F101CAALA#U0, R5F101CCALA#U0, R5F101CAALA#W0, R5F101CCALA#U0, R5F101CAALA#W0, R5F101CCALA#U0, R5F101CAALA#W0, R5F101CCALA#U0, R5F101CAALA#W0, R5F101CCALA#U0, R5F101CAALA#W0, R5F101CCALA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100ECANA#U0, R5F100EANA#W0, R5F100ECANA#U0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100EANA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100EDNA#W0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECANA#
G R5F100CAGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CEGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F100CCGLA#W0, R5F100CCGLA#U0, R5F100CCGLA#U0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CALA#U0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CALA#W0, R5F101CCALA#U0, R5F101CCALA#U0, R5F101CALA#W0, R5F101CCALA#U0, R5F101CCALA#W0, R5F101CALA#W0, R5F101CCALA#U0, R5F101CCALA#W0, R5F101CALA#W0, R5F101CCALA#W0, R5F100ECANA#U0, R5F101CALA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100EAANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100EAANA#U0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100EAANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100EADNA#W0, R5F100ECDNA#W0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100ECDNA#W0, R5F100ECDNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F100ECGNA#W0, R5F101ECANA#U0, R5F101ECANA#U0, R5F101ECANA#U0, R5F101ECANA#U0, R5F101
40 pins 40-pin plastic HWQFN Mounted A R5F100CEGLA#U0, R5F100CGLA#U0, R5F100CGGLA#U0 40 pins 40-pin plastic HWQFN Mounted A R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0 40 pins 40-pin plastic HWQFN Mounted A R5F100EEALA#U0, R5F101CCALA#U0, R5F101CDALA#U0 40 pins 40-pin plastic HWQFN Mounted A R5F101CEALA#U0, R5F101CCALA#W0, R5F101CDALA#U0 40 pins 40-pin plastic HWQFN Mounted A R5F100EEANA#U0, R5F101CCALA#W0, R5F101CDALA#W0, R5F100EGANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#W0, R5F100EGANA#W0, R5F100EGANA#W0, R5F100EGANA#W0, R5F100EGANA#W0, R5F100ECANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EGANA#W0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#U0, R5F100ECDNA#W0, R5F10
40 pins 40-pin plastic HWQFN Mounted A R5F100CEGLA#W0, R5F100CCGLA#W0, R5F101CDALA#U0, R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CAALA#U0, R5F101CCALA#U0, R5F101CDALA#U0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CAALA#W0, R5F101CCALA#W0, R5F101CDALA#W0, R5F101CAALA#W0, R5F101CCALA#W0, R5F100EDANA#U0, R5F100EANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EANA#U0, R5F100ECANA#U0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECDNA#W0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECDNA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDNA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDNA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDNA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDNA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDNA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDANA#W0, R5F100EDA
All RSF100CEGLA#W0, RSF100CCGLA#W0, RSF1010CGALA#U0, RSF1010CGALA#U0, RSF1010CGALA#U0, RSF1010CGALA#U0, RSF1010CGALA#U0, RSF1010CGALA#U0, RSF1010CGALA#W0, RSF100EGANA#U0, RSF100EGANA#W0, RSF100EGANA#U0, RSF100EGANA#W0, RSF100EGANA#W0, RSF100EGANA#U0, RSF100EGANA#U0, RSF100EGANA#W0, RSF100EGAA#W0, RSF100EGAA#W0
A R5F101CALA#U0, R5F101CCALA#U0, R5F101CGALA#U0, Mounted mounted R5F101CAALA#U0, R5F101CGALA#U0, A0 pins 40-pin plastic HWQFN Mounted A R5F101CAALA#U0, R5F101CCALA#W0, R5F101CGALA#W0, A0 pins 40-pin plastic HWQFN Mounted A R5F101CEALA#W0, R5F101CCALA#W0, R5F100EGANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100EGANA#U0, R5F100ECANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, pitch) R5F100ECANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100EGANA#W0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#W0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100ECDNA#W0, R5F100ECDNA#W0, R5F100ECDNA#W0, R5F100ECDNA#U0, R5F100ECDNA#W0, R5F100ECDNA#W0, R5F100ECDNA#W0, <
Mounted R5F101CEALA#U0, R5F101CEALA#U0, R5F101CGALA#U0, R5F101CGALA#U0, R5F101CGALA#U0, R5F101CGALA#U0, R5F101CGALA#U0, R5F101CGALA#W0, R5F101CGALA#W0, R5F101CGALA#W0, R5F101CGALA#W0, R5F101CGALA#W0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EGANA#W0, R5F100EGDNA#U0, R5F100EGDNA#U0, R5F100EGDNA#U0, R5F100EGDNA#W0, R5F100EG
40 pins 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch) Mounted A R5F101CEALA#W0, R5F101CEALA#W0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U0, R5F100EEANA#U0, R5F100ECANA#U0, R5F100EGANA#U0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECDNA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECDNA#U0, R5F100EGANA#W0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#U0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EDNA#U0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EDNA#U0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EGDNA#W0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EGDNA#W0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EGDNA#W0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EGDNA#W0, R5F100ECDNA#W0, R5F100EGDNA#W0, R5F100EGDNA#W0, R5F100ECDNA#W0, R5F100EGDNA#W0, R5F100EGDNA#W0, R5F100ECDNA#W0, R5F100EGNA#W0, R5F100EGDNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F101EGANA#W0
40 pins 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch) Mounted A R5F101CEALA#W0, R5F100ECANA#U0, R5F100EDANA#U0, R5F100EEANA#U0, R5F100EGANA#U0, R5F100EGANA#U0, R5F100EEANA#W0, R5F100EGANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECDNA#U0, R5F100EGANA#U0, R5F100EANA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#W0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGNA#W0, R5F100ECDNA#W0, R5F100EGNA#W0, R5F100ECDNA#W0, R5F100EGNA#W0, R5F100ECGNA#W0, R5F100EGNA#U0, R5F100ECGNA#W0, R5F100EGNA#U0, R5F100ECGNA#U0, R5F100EGNA#U0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0,
40 pins 40-pin plastic HWQFN Mounted A R5F100EAANA#U0, R5F100ECANA#U0, R5F100EDANA#U0, (6 × 6 mm, 0.5 mm pitch) R5F100EANA#U0, R5F100ECANA#U0, R5F100EGANA#U0, R5F100EANA#U0, R5F100ECANA#W0, R5F100EGANA#W0, NSF100EANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, D R5F100EANA#W0, R5F100ECANA#W0, R5F100EGDNA#U0, R5F100EDANA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDANA#U0, R5F100EDDNA#U0, R5F100EDDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDDNA#U0, R5F100EDDNA#U0, R5F100EDDNA#U0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EDDNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EGDNA#U0, R5F100EGDNA#W0, R5F100EGDNA#U0, R5F100EGNA#W0, R5F100EGDNA#U0, R5F100EGNA#U0, R5F100EGDNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0,
(6 × 6 mm, 0.5 mm R5F100EEANA#U0, R5F100EFANA#U0, R5F100EGANA#U0, pitch) R5F100EHANA#U0 Pitch) R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EAANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EAANA#W0, R5F100ECANA#W0, R5F100EGANA#W0, R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EDNA#U0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGDNA#W0, R5F100ECGNA#W0, G R5F100EGNA#U0, R5F100ECGNA#W0, R5F100EGNA#U0, R5F100EGNA#W0, R5F100EGNA#U0, R5F100EGNA#W0, R5F100ECGNA#W0, R5F100EGNA#U0, R5F100EGNA#W0, R5F100ECGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F100EGNA#W0, R5F101EGANA#W0, R5
pitch) pitch) R5F100EHANA#U0 R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100ECDNA#U0, R5F100EGANA#W0, R5F100EHANA#W0 D R5F100EANA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#U0, R5F100ECDNA#U0, R5F100EGDNA#U0, R5F100EDNA#U0 R5F100EDNA#U0 R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#U0 R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100ECDNA#W0, R5F100EGNA#W0, R5F100ECGNA#W0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#U0 R5F100EGNA#W0, R
R5F100EAANA#W0, R5F100ECANA#W0, R5F100EDANA#W0, R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EANA#W0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EDNA#U0, R5F100EDDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#U0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EGDNA#W0, R5F100EGNA#W0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#W0,
R5F100EEANA#W0, R5F100EFANA#W0, R5F100EGANA#W0, R5F100EHANA#W0 D R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100ECGNA#W0, R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EGGNA#U0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100EEGNA#W0, R5F100EAGNA#W0, R5F100EEGNA#W0, R5F100EAGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F101ECANA#U0, Not A R5F101EEANA#U0, R5F101ECANA#U0, R5F101EEANA#U0, R5F101EGANA#U0,<
R5F100EHANA#W0DR5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EGDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0GR5F100EADNA#W0, R5F100ECDNA#W0, R5F100EGDNA#U0, R5F100EGNA#U0, R5F100EGDNA#U0, R5F100EFGNA#U0, R5F100EGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EAGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EAGNA#W0, R5F100EGGNA#W0, R5F100EAGNA#W0, R5F100EGGNA#W0, R5F100EAGNA#W0, R5F100EGGNA#W0, R5F100EAGNA#W0, R5F100EGGNA#W0, R5F100EAGNA#W0, R5F100EGGNA#W0, R5F100EGGNA#W0, R5F100EGGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EFGNA#W0, R5F100EAGNA#W0, R5F100EAGNA#W0, R5F100EAGNA#U0, R5F100EAGNA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAANA#U0, R5F101EAAAA#U0, R5F101EAANA#U0, R5F101EAAAA#U0,<
D R5F100EADNA#U0, R5F100ECDNA#U0, R5F100EDDNA#U0, R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EADNA#U0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100EDNA#W0, R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100EDNA#W0, R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EADNA#W0, R5F100ECGNA#W0, R5F100EGDNA#W0, R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EAGNA#U0, R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EAGNA#U0, R5F100EAGNA#U0, R5F100EAGNA#U0, R5F100EAGNA#W0, R5F100EAGNA#W0, R5F100EAGNA#W0,
R5F100EEDNA#U0, R5F100EFDNA#U0, R5F100EGDNA#U0, R5F100EHDNA#U0R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0GR5F100EADNA#W0, R5F100ECGNA#W0, R5F100EGDNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EGNA#U0, R5F100EHGNA#U0NotANotAR5F101EANA#U0, R5F101EANA#U
R5F100EHDNA#U0 R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EGDNA#W0, R5F100EEDNA#W0, R5F100EGDNA#W0, R5F100ECGNA#U0, R5F100EEGNA#U0, R5F100ECGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EHGNA#U0, R5F100EHGNA#U0, R5F100EHGNA#U0, R5F100EHGNA#U0, R5F100EHGNA#U0, R5F100EHGNA#U0, R5F100EHGNA#W0, R5F1
R5F100EADNA#W0, R5F100ECDNA#W0, R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EGDNA#W0, R5F100EEDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0 G R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#U0 R5F100EHGNA#W0, R5F100ECGNA#W0, R5F100EHGNA#W0, R5F100ECGNA#W0, R5F100EHGNA#W0, R5F100EEGNA#W0, R5F100EHGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EFGNA#W0, R5F101EGANA#U0, Not A Mounted R5F101EEANA#U0, R5F101EEANA#U0, R5F101EFANA#U0,
R5F100EDDNA#W0, R5F100EEDNA#W0, R5F100EFDNA#W0, R5F100EGDNA#W0, R5F100EHDNA#W0 G R5F100EGDNA#W0, R5F100EHDNA#W0 R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EFGNA#W0, R5F100ECGNA#W0, R5F100EFGNA#W0, R5F100ECGNA#W0, R5F100EFGNA#W0, R5F100ECGNA#W0, R5F100EFGNA#W0, R5F100ECGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, Not A R5F101EEANA#U0, R5F101ECANA#U0, Not A R5F101EEANA#U0, R5F101EGANA#U0,
R5F100EGDNA#W0, R5F100EHDNA#W0 G R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EFGNA#W0, R5F101ECANA#U0, R5F101EEANA#U0, R5F101EFANA#U0,
G R5F100EAGNA#U0, R5F100ECGNA#U0, R5F100EDGNA#U0, R5F100EEGNA#U0, R5F100EFGNA#U0, R5F100EGGNA#U0, R5F100EHGNA#U0 R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 Not A R5F101EANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, mounted R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0
Not A R5F101EGNA#U0, R5F101EGNA#U0, R5F101EGANA#U0, R5F101EGANA#U0, R5F101ECANA#U0, R5F100ECANA#U0, R5F100ECANA#U
Not A R5F101EAANA#U0, R5F101ECGNA#W0, R5F101ECGNA#W0, R5F101EDANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101EDANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, R5F101ECANA#U0, R5F100ECANA#U0, R5F100ECANA
R5F100EAGNA#W0, R5F100ECGNA#W0, R5F100EDGNA#W0, R5F100EEGNA#W0, R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 Not A R5F101EANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, mounted R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0
Not A R5F101EANA#W0, R5F101ECANA#W0, R5F101EDANA#W0, R5F101EDANA#U0, R5F100EDANA#U0, R5F100EDANA#
R5F100EFGNA#W0, R5F100EGGNA#W0, R5F100EHGNA#W0 Not A R5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0, mounted R5F101EEANA#U0, R5F101EFANA#U0, R5F101EGANA#U0
NotAR5F101EAANA#U0, R5F101ECANA#U0, R5F101EDANA#U0,mountedR5F101EEANA#U0, R5F101EFANA#U0, R5F101FGANA#U0
mounted R5F101EEANA#U0. R5F101EFANA#U0. R5F101FGANA#U0
R5F101EHANA#U0
R5F101EAANA#W0, R5F101ECANA#W0, R5F101EDANA#W0.
R5F101EEANA#W0. R5F101EFANA#W0. R5F101EGANA#W0.
R5F101EHANA#W0
D R5F101EADNA#U0, R5F101ECDNA#U0, R5F101EDDNA#U0.
R5F101EEDNA#U0. R5F101EFDNA#U0. R5F101EGDNA#U0.
R5F101EHDNA#U0
R5F101EADNA#W0. R5F101ECDNA#W0.
R5F101EDDNA#W0. R5F101EEDNA#W0. R5F101FFDNA#W0
R5F101EGDNA#W0.

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



- The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).
- 4. When setting to PIOR = 1

												(2/2	.)
Ite	m	20-	·pin	24-	pin	25-	pin	30-	pin	32-	-pin	36	-pin
		R5F1006x	R5F1016x	R5F1007x	R5F1017x	R5F1008x	R5F1018x	R5F100Ax	R5F101Ax	R5F100Bx	R5F101Bx	R5F100Cx	R5F101Cx
Clock output/buzze	er output		_		1		1		2		2		2
		• 2.44 (Mair	kHz, 4.8 n systen	38 kHz, 9 n clock: f	0.76 kHz main = 20	, 1.25 MI) MHz op	Hz, 2.5 N eration)	/Hz, 5 M	IHz, 10 N	MHz			
8/10-bit resolution	A/D converter	6 channels 6 channels 6 channels 8 channels 8 channels 8 channels										nels	
Serial interface Multiplier and divid accumulator	I ² C bus ler/multiply-	[20-pin, 24-pin, 25-pin products]• CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel• CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel[30-pin, 32-pin products]• CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel• CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel• CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel• CSI: 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus):[36-pin products]• CSI: 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus):[36-pin products]• CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channel• CSI: 1 channel/simplified I²C: 2 channel/UART: 1 channel• CSI: 2 channel/simplified I²C: 2 channels/UART (UART supporting LIN-bus)-1 channel• 16 bits × 16 bits = 32 bits (Unsigned or signed)• 32 bits + 32 bits = 32 bits (Unsigned or signed)• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)						us): 1 ch -bus): 1 nel	channel	nel			
DMA controller		2 chanı	nels						·				
Vectored interrupt	Internal	2	23	2	24	2	24	2	27	2	27	2	27
sources	External		3		5		5		6		6		6
Key interrupt								-					
Reset • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction of • Internal reset by RAM parity error • Internal reset by illegal-memory ac				ner set ctor ction exer error error	cution ^{№t} s	e							
Power-on-reset cir	cuit	Powe	ər-on-res ər-down	set: reset:	I.51 V (1 I.50 V (1	ГҮР.) ГҮР.)							
Voltage detector		• Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages)											
On-chip debug fun	iction	Provide	ed .										
Power supply volta	age	V _{DD} = 1	.6 to 5.5	V (T _A =	-40 to +	85°C)							
		V _{DD} = 2	.4 to 5.5	V ($T_A = \cdot$	-40 to +1	105°C)							
Operating ambient	temperature	T _A = 40 T _A = 40	∙ to +85°) to +105	C (A: Co 5°C (G: Ir	nsumer ndustrial	applicati applicati	ons, D: I ions)	ndustria	l applica	tions)			

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



- **Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1$ MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz

- **Remarks 1.** fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V @\,1~\text{MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (high-	$f_{IH} = 32 \text{ MHz}^{Note 4}$	VDD = 5.0 V		0.62	1.86	mA
Current	Note 2	mode	speed main)		V _{DD} = 3.0 V		0.62	1.86	mA
			mode	$f_{IH} = 24 \text{ MHz}^{Note 4}$	V _{DD} = 5.0 V		0.50	1.45	mA
					$V_{DD} = 3.0 V$		0.50	1.45	mA
				$f_{IH} = 16 \text{ MHz}^{Note 4}$	$V_{DD} = 5.0 V$		0.44	1.11	mA
					$V_{DD} = 3.0 V$		0.44	1.11	mA
			LS (low-	$f_{IH} = 8 \text{ MHz}^{Note 4}$	$V_{DD} = 3.0 V$		290	620	μA
			speed main) mode ^{Note 7}		V _{DD} = 2.0 V		290	620	μA
			LV (low-	$f_{IH} = 4 \text{ MHz}^{Note 4}$	V _{DD} = 3.0 V		440	680	μA
			voltage main) mode Note 7		V _{DD} = 2.0 V		440	680	μA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.31	1.08	mA
			speed main) mode ^{Note 7}	$V_{DD} = 5.0 V$	Resonator connection		0.48	1.28	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.31	1.08	mA
				$V_{DD} = 3.0 V$	Resonator connection		0.48	1.28	mA
			$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.21	0.63	mA	
			$V_{DD} = 5.0 V$	Resonator connection		0.28	0.71	mA	
LS (Ic		fмx = 10 MHz ^{Note 3} ,	Square wave input		0.21	0.63	mA		
		$V_{DD} = 3.0 V$	Resonator connection		0.28	0.71	mA		
	LS (low-	fмx = 8 MHz ^{Note 3} ,	Square wave input		110	360	μA		
			speed main) mode ^{Note 7}	$V_{DD} = 3.0 V$	Resonator connection		160	420	μA
				$f_{MX} = 8 \text{ MHz}^{Note 3},$	Square wave input		110	360	μA
				$V_{DD} = 2.0 V$	Resonator connection		160	420	μA
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.28	0.61	μA
			clock operation	$T_A = -40^{\circ}C$	Resonator connection		0.47	0.80	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.34	0.61	μA
				T _A = +25°C	Resonator connection		0.53	0.80	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.41	2.30	μA
				T _A = +50°C	Resonator connection		0.60	2.49	μA
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.64	4.03	μA
			T _A = +70°C	Resonator connection		0.83	4.22	μA	
			fsub = 32.768 kHz ^{Note 5}	Square wave input		1.09	8.04	μA	
			T _A = +85°C	Resonator connection		1.28	8.23	μA	
	DD3 Note 6	STOP	$T_A = -40^{\circ}C$				0.19	0.52	μA
		mode	$T_A = +25^{\circ}C$				0.25	0.52	μA
			T _A = +50°C				0.32	2.21	μA
			T _A = +70°C				0.55	3.94	μA
			T _A = +85°C				1.00	7.95	μA

(Notes and Remarks are listed on the next page.)



2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Items	Symbol		Conditions	3	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main	HS (high-	$2.7V\!\leq\!V_{DD}\!\leq\!5.5V$	0.03125		1	μS
instruction execution time)		system clock (fmain)	speed main) mode	$2.4 V \le V_{DD} < 2.7 V$	0.0625		1	μs
		operation	LS (low-speed main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.125		1	μS
			LV (low- voltage main) mode	$1.6~V \le V_{DD} \le 5.5~V$	0.25		1	μs
		Subsystem of	clock (fsua)	$1.8V\!\le\!V_{DD}\!\le\!5.5V$	28.5	30.5	31.3	μS
		operation	[
		In the self	HS (high-	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	0.03125		1	μS
		mode	mode	$2.4 V \le V_{DD} < 2.7 V$	0.0625		1	μS
			LS (low-speed main) mode	$1.8V\!\leq\!V_{DD}\!\leq\!5.5V$	0.125		1	μS
External system clock			LV (low- voltage main) mode	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	0.25		1	μS
External system clock	fex	$2.7 \text{ V} \leq \text{V}_{\text{DD}}$	≤ 5.5 V	I	1.0		20.0	MHz
frequency		$2.4 V \le V_{DD}$	< 2.7 V		1.0		16.0	MHz
		$1.8 V \le V_{DD}$	< 2.4 V		1.0		8.0	MHz
		$1.6 V \le V_{DD}$	< 1.8 V		1.0		4.0	MHz
	fexs				32		35	kHz
External system clock input	texh, texl	$2.7 \ V \le V_{DD}$	≤ 5.5 V		24			ns
high-level width, low-level width		$2.4 V \le V_{DD}$.	< 2.7 V		30			ns
		$1.8 V \le V_{DD}$	< 2.4 V		60			ns
		$1.6 V \le V_{DD}$	< 1.8 V		120			ns
	texhs, texls				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns ^{Note}
TO00 to TO07, TO10 to TO17	fтo	HS (high-spe	eed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
output frequency		main) mode	2.7 V	$\leq EV_{DD0} < 4.0 V$			8	MHz
			1.8 V	$\leq EV_{DD0} < 2.7 V$			4	MHz
			1.6 V	\leq EV _{DD0} < 1.8 V			2	MHz
		LS (low-spee	ed 1.8 V	$\leq EV_{DD0} \leq 5.5 V$			4	MHz
			1.6 V	$1.6 V \le EV_{DD0} < 1.8 V$			2	MHz
		LV (low-volta main) mode	age 1.6 V	$\leq EV$ DD0 $\leq 5.5 V$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	eed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
nequency		main) mode	2.7 V	$\leq EV_{DD0} < 4.0 V$			8	MHz
			1.8 V	$\leq EV_{DD0} < 2.7 V$			4	MHz
		10 //	1.6 V	\leq EV _{DD0} < 1.8 V			2	MHz
		LS (IOW-Spee main) mode	ea 1.8 V	$\leq EVDD0 \leq 5.5 V$			4	MIHZ
			1.6 V	$\leq EVDD0 < 1.8 V$			2	
		main) mode	1.8 V	$\geq EVDD0 \leq 5.5 V$			4	IVIHZ M⊔⇒
Interrupt input high-lovel width	tiniti i		1.0 V		1		2	IVII⊓∠ ./e
low-level width	tINTL		1.0 V	< EVDD < 5.5 V	1			μs
Key interrupt input low-level	tkB	KB0 to KR7	1.0 V	$\leq \mathrm{EV}_{\mathrm{DD0}} \leq 5.5 \mathrm{V}$	250			μο ne
width			1.6 V	< EV _{DD0} < 1.8 V	1		<u> </u>	<i>u</i> s
RESET low-level width	trsl				10			μs

(Note and Remark are listed on the next page.)





TCY vs VDD (LS (low-speed main) mode)



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	(Conditions H		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	tксү1 \geq 2/fclk	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	62.5		250		500		ns
			$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	83.3		250		500		ns
SCKp high-/low-level width	tкнı, tк∟ı	4.0 V ≤ EV _D	$1.0 V \le EV_{DD0} \le 5.5 V$ tr $2.7 V \le EV_{DD0} \le 5.5 V$ tr			tксү1/2 – 50		tксү1/2 – 50		ns
		2.7 V ≤ EV _D				tксү1/2 – 50		tксү1/2 – 50		ns
SIp setup time (to SCKp↑)	tsik1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		23		110		110		ns
Note 1		$2.7 \text{ V} \leq EV_{\text{DI}}$	$.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			110		110		ns
SIp hold time (from SCKp↑) ^{№te 2}	tksii	$2.7 \text{ V} \leq \text{EV}_{\text{DI}}$	$500 \leq 5.5 \text{ V}$	10		10		10		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso1	C = 20 рF №	te 4		10		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to $SCKp\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** This value is valid only when CSI00's peripheral I/O redirect function is not used.
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
 g: PIM and POM numbers (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))



CSI mode connection diagram (during communication at same potential)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)







LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2,	$V_{POC1}, V_{POC0} = 0, 0, 0$, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	Vpoc2,	$V_{POC1}, V_{POC0} = 0, 0, 1$, falling reset voltage	1.80	1.84	1.87	V
	VLVDB1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
VLVDB3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V	
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	Vpoc2,	$V_{POC1}, V_{POC0} = 0, 1, 0$, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	Vpoc2,	$V_{POC1}, V_{POC0} = 0, 1, 1$, falling reset voltage	2.70	2.75	2.81	V
VLVDD1 VLVDD2		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V	
			Falling interrupt voltage	2.80	2.86	2.91	V	
		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V	
				Falling interrupt voltage	2.90	2.96	3.02	V
	V LVDD3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
Transfer rate Note 1					fмск/12 ^{Note 2}	bps
			Theoretical value of the maximum transfer rate fcLk = 32 MHz, fMck = fcLk		2.6	Mbps

- Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
 - 2. The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$. 2.4 V $\leq EV_{DD0} < 2.7$ V : MAX. 1.3 Mbps
- Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



Parameter	Symbol	Conditions	HS (high-sj Mo	peed main) de	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$		400 ^{Note1}	kHz
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$		100 ^{Note1}	kHz
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "L"	t∟ow	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1/fмск + 220		ns
		$C_b = 50 \text{ pF}, \text{R}_b = 2.7 \text{ k}\Omega$	Note2		
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V,$	1/fмск + 580		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	Note2		
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	770	ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	1420	ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			

(4) During communication at same potential (simplified I²C mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

- 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(**Remarks** are listed on the next page.)





UART mode bit width (during communication at different potential) (reference)

 Remarks 1.
 Rb[Ω]:Communication line (TxDq) pull-up resistance,

 Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM, POM number (g = 0, 1, 4, 5, 8, 14)
 - 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01, 02, 10, 12, 13)



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI2 to ANI14, ANI16 to ANI26

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{BGR}}^{\text{Note 3}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}}^{\text{Note 4}} = 0 \text{ V}, \text{ HS (high-speed main) mode)}$

Parameter	Symbol	Condi	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	t CONV	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		$V_{\text{BGR}}{}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = Vss, the MAX. values are as follows. Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

3.6.2 Temperature sensor/internal reference voltage characteristics

(T_A = -40 to $+105^{\circ}$ C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, $T_A = +25^{\circ}C$		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS



3.10 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
 - t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level
 - thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



4.8 44-pin Products

R5F100FAAFP, R5F100FCAFP, R5F100FDAFP, R5F100FEAFP, R5F100FFAFP, R5F100FGAFP, R5F100FHAFP, R5F100FJAFP, R5F100FKAFP, R5F100FLAFP

R5F101FAAFP, R5F101FCAFP, R5F101FDAFP, R5F101FEAFP, R5F101FFAFP, R5F101FGAFP, R5F101FHAFP, R5F101FJAFP, R5F101FKAFP, R5F101FLAFP

R5F100FADFP, R5F100FCDFP, R5F100FDDFP, R5F100FEDFP, R5F100FFDFP, R5F100FGDFP, R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP

R5F101FADFP, R5F101FCDFP, R5F101FDDFP, R5F101FEDFP, R5F101FFDFP, R5F101FGDFP, R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP

R5F100FAGFP, R5F100FCGFP, R5F100FDGFP, R5F100FEGFP, R5F100FFGFP, R5F100FGGFP, R5F100FJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



NOTE

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

0.10

1.00

1.00

y

ZD

ZE



4.11 64-pin Products

R5F100LCAFA, R5F100LDAFA, R5F100LEAFA, R5F100LFAFA, R5F100LGAFA, R5F100LHAFA, R5F100LJAFA, R5F100LLAFA

R5F101LCAFA, R5F101LDAFA, R5F101LEAFA, R5F101LFAFA, R5F101LGAFA, R5F101LHAFA, R5F101LJAFA, R5F101LLAFA

R5F100LCDFA, R5F100LDDFA, R5F100LEDFA, R5F100LFDFA, R5F100LGDFA, R5F100LHDFA, R5F100LJDFA, R5F100LLDFA

R5F101LCDFA, R5F101LDDFA, R5F101LEDFA, R5F101LFDFA, R5F101LGDFA, R5F101LHDFA, R5F101LJDFA, R5F101LLDFA

R5F100LCGFA, R5F100LDGFA, R5F100LEGFA, R5F100LFGFA, R5F100LGGFA, R5F100LHGFA, R5F100LJGFA



Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



R5F100LCAFB, R5F100LDAFB, R5F100LEAFB, R5F100LFAFB, R5F100LGAFB, R5F100LHAFB, R5F100LJAFB, R5F100LLAFB

R5F101LCAFB, R5F101LDAFB, R5F101LEAFB, R5F101LFAFB, R5F101LGAFB, R5F101LHAFB,

R5F101LJAFB, R5F101LKAFB, R5F101LLAFB

R5F100LCDFB, R5F100LDDFB, R5F100LEDFB, R5F100LFDFB, R5F100LGDFB, R5F100LHDFB, R5F100LJDFB, R5F100LLDFB

R5F101LCDFB, R5F101LDDFB, R5F101LEDFB, R5F101LFDFB, R5F101LGDFB, R5F101LHDFB, R5F101LJDFB, R5F101LKDFB, R5F101LLDFB

R5F100LCGFB, R5F100LDGFB, R5F100LEGFB, R5F100LFGFB, R5F100LGGFB, R5F100LHGFB, R5F100LJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35



Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

